
intel

Microcontroller Handbook



# **LITERATURE**

To order Intel Literature write or call:

Intel Literature Sales P.O. Box 58130 Santa Clara, CA 95052-8130 Intel Literature Sales: (800) 548-4725 Other Inquiries: (800) 538-1876

Use the order blank on the facing page or call our Toll Free Number listed above to order literature. Remember to add your local sales tax and a 10% handling charge for U.S. customers, 20% for Canadian customers.

# 1986 HANDBOOKS

Product Line handbooks contain data sheets, application notes, article reprints and other design information.

NAME	ORDER NUMBER	*PRICE IN U.S. DOLLARS
COMPLETE SET OF 9 HANDBOOKS Get a 30% discount off the retail price of \$171.00	231003	\$120.00
MEMORY COMPONENTS HANDBOOK	210830	\$18.00
MICROCOMMUNICATIONS HANDBOOK	231658	\$18.00
MICROCONTROLLER HANDBOOK	210918	\$18.00
MICROSYSTEM COMPONENTS HANDBOOK Microprocessor and peripherals (2 Volume Set)	230843	\$25.00
DEVELOPMENT SYSTEMS HANDBOOK	210940	\$18.00
OEM SYSTEMS HANDBOOK	210941	\$18.00
SOFTWARE HANDBOOK	230786	\$18.00
MILITARY HANDBOOK	210461	\$18.00
QUALITY/RELIABILITY HANDBOOK	210997	\$20.00
PRODUCT GUIDE Overview of Intel's complete product lines	210846	No charge
LITERATURE GUIDE Listing of Intel Literature	210620	No charge
INTEL PACKAGING SPECIFICATIONS Listing of Packaging types, number of leads, and dimensions	231369	No charge

<sup>\*</sup>These prices are for the U. S. and Canada only. In Europe and other international locations, please contact your local Intel Sales Office or Distributor for literature prices.



# MICROCONTROLLER HANDBOOK

1986

About Our Cover:

The design on our front cover is an abstract portrayal of the control function of a microcontroller. The center sphere contains a symbolic microcontroller guiding multi-levels of remote controlled applications around the outside of the design. Microcontrollers are improving the quality and capabilities of the end product; Intel microcontrollers do more, so you can do more.



# MICROCONTROLLER HANDBOOK

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

BITBUS, COMMputer, CREDIT, Data Pipeline, GENIUS, i,  $\hat{\Gamma}$ , ICE, iCS, iDBP, iDIS, i²ICE, iLBX, i $_{\rm m}$ , iMDDX, iMMX, Insite, Intel, int $_{\rm e}$ I, int $_{\rm e}$ IBOS, Intelevision, int $_{\rm e}$ Iigent Identifier, int $_{\rm e}$ Iigent Programming, Intellec, Intellink, iOSP, iPDS, iRMX, iSBC, iSBX, iSDM, iSXM, KEPROM, Library Manager, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, OpenNET, Plug-A-Bubble, PROMPT, Promware, QUEST, QueX, Ripplemode, RMX/80, RUPI, Seamless, SLD, and UPI, and the combination of ICE, iCS, iRMX, iSBC, iSBX, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

\* MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation
Literature Distribution
Mail Stop SC6-714
Months and Months

# **Table of Contents**

ALPHANUMERIC INDEX	III. WCST-48 Single Component.System
MCS®-96 FAMILY	
CHAPTER 1	
Introduction To MCS®-96	1-1 MCST-48 Instruction. Set
CHAPTER 2	
Architectural Overview	
CHAPTER 3	
CHAPTER 3  MCS®-96 Software Design Information	HADBOBUHARCOBUHARNORUHARCOBUHARAGR . 3-1
CHAPTER 4	
MCS®-96 Hardware Design Information	
CHAPTER 5	
MCS®-96 Data Sheets	THE RUPI" FAMILY: MICROCONTROLLER
CHAPTER 6	
MCS®-96 Article Reprint	WITH ON-CHIP COMMUNICATION CONTROL
AF-240. Using The 6030	
MCS®-51 FAMILY	
	8044 Architecture
CHAPTER 8	8044 Serial Interface
MCS®-51 Programmer's Guide and Instruction Set	
CHAPTER 9 MCS®-51 Data Sheets	8044 Application Examples
8031/8051 8031AH/8051AH 8032AH/8052AH 875	51H/8751H-12/8751H-88
8052AH-Basic	
80C51BH/80C51BH-1/80C51BH-2 80C31BH/80C	31BH-1/80C31BH-2
8031AH/8051AH 8032AH/8052AH 8751H/8751H	Express
	9-43
87C51	
CHAPTER 10	AP-125: Designing Micropontroller Systems
CHAPTER 10  MCS*-51 Application Notes  AP-70: Using The Intel MCS*-51 Boolean	
AP-70: Using The Intel MCS®-51 Boolean	AP-155: Oscillators For Microcontrollers
Processing Capabilities	
CHAPTER 11	
MCS®-51 Article Reprints	
AR-374: Fuilt-In Basic Interpreter Turns	
AR-409: Increased Functions In Chip Result In Lie	
Less Costly Portable Computer	

MCS®-48 FAMILY atnessed to alde?	
CHAPTER 12	
MCS®-48 Single Component System	12-1
CHAPTER 13	
MCS®-48 Expanded System	13-1
CHAPTER 14  MCS®-48 instruction Set	9
	14-1
CHAPTER 15  MCS®-48 Data Sheets  Webseld Automobile Aut	9
8243	
8048AH/8035AHL/8049AH/8039AHL/8050AH/8040AHL	
8748H/8035H/8749H/8039H	5-1/
20010 7/20000 7	
80C49-7/80C39-7	5-34
THE RUPI™ FAMILY: MICROCONTROLLER WITH ON-CHIP COMMUNICATION CONTROLLER	
WITH ON-CHIP COMMUNICATION CONTROLLER	
CHAPTER 16.	
The RUPI™-44 Family	16.1
CHAPTER 17	10-1
8044 Architecture	17-1
CHAPTER 18 Enutorishment 18 ** 80M	17-1
8044 Serial Interface	18-1
CHAPTER 19	10 1
8044 Application Examples	19-1
CHAPTER 20	
RUPI™ Data Sheets 20-HNX8SI-HF3X8HF278 HASQD8MASQD8 HATQD8HATQD8 F308\r508	
	20-1
8044AH/8344AH/8744H	
BO RUPI™ Article Reprint	21-1
8031AH/8051AH 8032AH/8052AH 8751H/8751H Express 9-38	
BUPI™ Article Reprint	
CHAPTER 22 SECONOMICS CONTROL	
Application Notes 180VB	
Application Notes AP-125: Designing Microcontroller Systems For Electrically Noisy Environments	
For Electrically Noisy Environments	22-1
AP-155: Oscillators For Microcontrollers	2-23
Processing Capacitibes	

# ALPHANUMERICAL INDEX

HE 1924년 1일 12일 20일 20일 12일 12일 20일 12일 22일 22일 12일 12일 12일 22일 22일 12일 22일 2
8031 Data Sheet
8031AH Data Sheet
8031AH Express Data Sheet
8032AH Data Sheet 9-1
8032AH Data Sheet
8035H Data Sheet
8035AHL Data Sheet
8039H Data Sheet
8039AHL Data Sheet
8040AHL Data Sheet
8044 Application Example
8044 Architecture
8044 Serial Interface
8044AH Data Sheet 20-1
8048AH Data Sheet
8049AH Data Sheet 15-7
8050AH Data Sheet 15-7
8051 Data Sheet
8051AH Data Sheet 9-1
8051AH Express Data Sheet 9-38
8052AH Data Sheet 9-1
8052AH Basic Data Sheet. 9-16
8052AH Express Data Sheet 9-38
8243 Data Sheet
8344AH Data Sheet
8744H Data Sheet
8748H Data Sheet
8749H Data Sheet
8751H         Data Sheet         9-1           8751H         Express Data Sheet         9-38
8751H-88 Data Sheet
80C31BH Data Sheet
80C31BH Express Data Sheet
80C31BH-1 Data Sheet
80C31BH-2 Data Sheet
80C39-7 Data Sheet
80C49-7 Data Sheet
80C51BH Data Sheet
80C51BH Express Data Sheet
80C51BH-1 Data Sheet
80C51BH-2 Data Sheet
80C252 Data Sheet
83C252 Data Sheet
87C51 Data Sheet
87C252 Data Sheet
ADVANCED Packaging Information
Design Considerations

ALPHANUMERICAL INDEX

# ALPHANUMERICAL INDEX

Design C	onsiderations Application Notes	
Design C	onsiderations When Using CHMOS	
Design C	onsiderations When Using CHMOS Article Reprints	23-6, 23-17
MCS-48	Data Sheet	15-1, 15-7, 15-17, 15-30, 15-34
MCS-48	Expanded System	toort2 stoCl 14:13-1
MCS-48	Instruction Set	
MCS-48	Single Component System	
MCS-51	Application Notes	
MCS-51	Architecture	
MCS-51	Article Reprint	
MCS-51	Data Sheet	9-1, 9-16, 9-25, 9-38
MCS-51	Programmer's Guide and Instruction Set	
MCS-96	Architectural Overview	
MCS-96	Article Reprint	
MCS-96	Data Sheet	
MCS-96	Hardware Information	1-4 aki . Date Sheet
MCS-96	Introduction	1-10414 Data Sheet
MCS-96	Software Design Information	
	ata Sheets	
	rticle Reprints	
	Family	
1-81		
		SVStH Data Sheet,
		tead 2 Pets Chart
		80039-7 Data-Show
		80C518H Excress Data Sheet
54-6		
23-0		



# **CUSTOMER SUPPORT**

#### **CUSTOMER SUPPORT**

Customer Support is Intel's complete support service that provides Intel customers with Customer Training, Software Support and Hardware Support.

After a customer purchases any system hardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs. Intel's extensive customer support includes factory repair services as well as worldwide field service offices providing hardware repair services, software support services and customer training classes.

### HARDWARE SUPPORT

Hardware Support Services provides maintenance on Intel supported products at board and system level. Both field and factory services are offered. Services include several types of field maintenance agreements, installation and warranty services, hourly contracted services (factory return for repair) and specially negotiated support agreements for system integrators and large volume end-users having unique service requirements. For more information contact your local Intel Sales Office.

#### SOFTWARE SUPPORT

Software Support Service provides maintenance on software packages via software support contracts which include subscription services, information phone support, and updates. Consulting services can be arranged for on-site assistance at the customer's location for both short-term and long-term needs. For complex products such as NDS II or I²ICE, orientation/installation packages are available through membership in Insite User's Library, where customer-submitted programs are catalogued and made available for a minimum fee to members. For more information contact your local Intel Sales Office.

# **CUSTOMER TRAINING**

Customer Training provides workshops at customer sites (by agreement) and on a regularly scheduled basis at Intel's facilities. Intel offers a breadth of workshops on microprocessors, operating systems and programming languages, etc. For more information on these classes contact the Training Center nearest you.

#### TRAINING CENTER LOCATIONS

To obtain a complete catalog of our workshops, call the nearest Training Center in your area.

(617) 692-1000	London	(0793) 696-000
(312) 310-5700	Munich	(089) 5389-1
(415) 940-7800	Paris	(01) 687-22-21
(301) 474-2878	Stockholm	(468) 734-01-00
(972) 349-491-099	Milan	39-2-82-44-071
03-437-6611	Benelux (Rotterdam)	(10) 21-23-77
03-437-6611	Copenhagen	(1) 198-033
(416) 675-2105	Hong Kong	5-215311-7
	(312) 310-5700 (415) 940-7800 (301) 474-2878 (972) 349-491-099 03-437-6611 03-437-6611	(312) 310-5700 Munich (415) 940-7800 Paris (301) 474-2878 Stockholm (972) 349-491-099 Milan 03-437-6611 Benelux (Rotterdam) 03-437-6611 Copenhagen

# CUSTOMER SUPPORT

#### CUSTOMER SUPPORT

Customer Support is Intel's complete support service that provides Intel customers with Customer Francing, Software Support and Hardware Support.

After a customer purchases any system bardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs, Intel's extensive customer support includes factory repair services as well as well-dwide field service offices providing hardware repair services, software support services and customer training classes.

# HARDWARE SUPPORT

Hardware Support Services provides maintenance on Intel supported products at board and system level. Both field and factory services are offered. Services include several types of field maintenance agreements, installation and warranty services, hourly centracted services (factory return for repair) and specially negotiated support agreements for system unegrators and large volume end-users having unione service requirements. For more information contact your local line! Sales Office.

### SOFTWARE SUPPORT

Software Support Service provides maintenance on software packages via software support contracts which include subscription services, information phone support, and updates. Consulting services can be arranged for on-site assistance at the customer's location for both short-term and long-term needs. For complex products such as NDS II or FICE, oriemation installation packages are available through membership in losite User's Library, where customer-submitted programs are catalogued and made available for a minimum fee to members. For more information contact your local Intel Sales Office.

#### CHICAGORD TRAINING

Customer Training provides workshops at eustomer sites (by agreement) and on a regularly scheduled basis at Intel 5 facilities. Intel offers a breadth of workshops on microprocessors, operating systems and programming languages, etc. For more information on these classes contact the Training Center nearest you.

#### TRAINING CENTER LOCATIONS

To obtain a complete catalog of our workshops, call the nearest fraining Center in your area.

(0793) 696-000 (089) 5389-1 (01) 687-22-21 (468) 734-01-00 39-2-82-44-071 (10) 21-23-77	London Munich Paris Stockholm Milan Reselux (Rotterdam)	(617) 692-1000 (312) 310-5700 (415) 940-7800 (301) 474-2878 (972) 349-491-099	Boston Chicago San Francisco Washington, D.C. Israel
	Benelux (Rotterdam) Copenhagen Hong Kong	03-437-6611 03-437-6611 (416) 675-2105	

Introduction to MCS@-96

# CHAPTER 1 INTRODUCTION TO MCS®-96

# 1.0 MCS-96 SECTION ORGANIZATION

The MCS-96 family of microcontrollers is composed of the 8096 series of components and the 8096BH series. The 8096BH parts are fully compatible with the 8096 parts while offering enhanced functionality and the option of on-chip EPROM.

The following five chapters describe the MCS-96 family. To provide a convenient means of reference for those already familiar with the products, each chapter is a free standing module which covers one aspect of design. For those not already familiar with the 8096, reading the chapters in the order they appear will present a logical and complete presentation of the MCS-96 family of products.

Chapter 1 presents an introduction to the MCS-96 product family.

An Architectural Overview, contained in Chapter 2, provides the operational description of each of the hardware units on the chip. Information in this chapter will be of interest to anyone technically involved with an 8096 design.

The Software Design section, Chapter 3, provides infor-

mation which will primarily interest those people who will write programs to execute in the 8096.

The Hardware Design section, Chapter 4, provides the hardware engineer with all the information needed to connect external hardware to the 8096.

Chapters 3 and 4 are both written assuming the reader is familiar with the information contained in Chapter 2.

Data sheets for the MCS-96 parts are contained in Chapter 5. The first data sheet describes the 8096 series of parts. The second one describes the 8096BH series of parts. The final data sheet is for the Express series of parts, those that have been burned-in and/or tested for an extended temperature range.

# 1.1 CONTINUING MICROCONTROLLER EVOLUTION

Beginning with the introduction of the world standard 8048 (MCS®-48) Microcontroller in 1976, Intel has continued to drive the evolution of single chip microcontrollers. In 1980, Intel introduced the 8051 (MCS-51) offering




Figure 1-1. Evolution of Microcontrollers at Intel

performance levels significantly higher than the 8048. With the advent of the 8051, the microcontroller applications base took a marked vertical leap. These versatile chips are used in applications from keyboards and terminals to controlling automobile engines. The 8051 quickly gained the position of the second generation world standard microcontroller.

Now that the semiconductor process technologies are being pushed to new limits, it has become possible to integrate more than 100,000 transistors onto a single silicon chip. Microcontroller designers at Intel have taken today's process technology achievements and forged a new generation of single chip microcontrollers called the MCS-96. The 8096 (generic part number for MCS-96) offers the highest level of system integration ever achieved on a single chip microcontroller. It uses over 120,000 transistors to implement a high performance 16-bit CPU,

8K bytes of program memory, 232 bytes of data memory and both analog and digital types of I/O features. Figure 1-1 shows the evolution of single chip microcontroller at Intel.

# 1.2 INTRODUCTION TO THE MCS®-96

The 8096 consists of a powerful 16-bit CPU tightly coupled with program and data memory along with several I/O features all integrated onto a single piece of silicon. The CPU supports bit, byte, and word operations. 32-bit double words are also supported for a subset of the instruction set. With a 12 MHz input frequency, the 8096 can perform a 16-bit addition in 1.0  $\mu$ s and 16 x 16 multiply or 32/16 divide in 6.25  $\mu$ s.

The 8096BH allows the external bus width to be run-time configured to operate as a standard 16-bit multiplexed address/data bus or an 8088 minimum mode type bus.

Table 1-1 MCS®-96 Features and Benefits Summary

RELIO FEATURES ON OWNER	THOO I'S -on Street BENEFITS to weiver O lambound and an Arthur Court
16-Bit CPU	Efficient machine with higher throughput.
Dynamically Reconfigurable Bus	Select 8-bit or 16-bit bus width.
8K Bytes ROM	Large program space for more complex, larger programs.
232 Bytes RAM	Large on-board register file for data storage and fast context switching.
Hardware MUL/DIV	Provides good math capability 16 by 16 multiply or 32 by 16 divide in 6.25 $\mu$ s @ 12 MHz.
6 Addressing Modes	Provides greater flexibility of programming and data manipulation.
High Speed I/O Unit 6 dedicated I/O lines 2 programmable I/O lines	Can measure and generate pulses with high resolution (2 $\mu$ s @ 12 MHz).
10-Bit A/D Converter	Reads the external analog inputs.
Full Duplex Serial Port	Provides asynchronous serial link to other processors or systems.
Up to 40 I/O Ports	Provides TTL compatible digital data I/O including system expansion with standard 8- or 16-bit peripherals.
Programmable 8 vector/21 source Interrupt System	Respond to asynchronous events.
Pulse Width Modulated Output	Provides a programmable pulse train with variable duty cycle. Also used to generate analog output.
Watchdog Timer	Provides ability ro recover from software malfunction or hardware
£8er	upset.
48-Pin (DIP) & 68-Pin (Plastic Leaded Chip Carrier, Pin Grid Array) Versions	Offers a variety of package types to choose from to better fit a specific application need for number of I/O lines and package size.

Four high-speed trigger inputs are provided to record the times at which external events occur with a resolution of 2 µs (at 12 MHz crystal frequency). Up to six high-speed pulse generator outputs are provided to trigger external events at preset times. The high speed output unit can simultaneously perform software timer functions. Up to four such 16-bit software timers can be in operation at once in addition to the two 16-bit hardware timers.

An optional on-chip A/D converter converts up to eight analog input channels into 10-bit digital values. Also provided on-chip, are a serial port, a watchdog timer, and a pulse-width modulated output signal. Table 1.1 shows the features and benefits summary for the MCS-96.

The 8096 with its 16-bit CPU and all the I/O features and interface resources on a single piece of silicon represents

#### Table 1-2 MCS®-96 Broad Base of Applications

.4.8. Insite" Library

#### INDUSTRIAL

The Intel Insite Library contains sevelorino Motor Control as a library contains sevelorino

Robotics | benishano manaong Infeau view A . amer

Discrete and Continuous Process Control

Numerical Control

Intelligent Transducers

## INSTRUMENTATION

Medical Instrumentation

Liquid and Gas Chromatographs

Oscillioscopes

#### CONSUMER admin may already all at 2008 aguedation

Video Recorder and mortage of abulbon 30-2014 s

Laser Disk Drive

High-end Video Games

# GUIDANCE & CONTROL

Missile Control

Torpedo Guidance Control

Intelligent Ammunition

Aerospace Guidance Systems

#### DATA PROCESSING

Plotters

Color and B&W Copiers

Winchester Disk Drive

Tape Drives (anto tento depond)

Impact and Non-Impact Printers

#### TELECOMMUNICATIONS

Modems

Intelligent Line Card Control

# **AUTOMOTIVE**

**Ignition Control** 

Transmission Control

Anti Skid Braking

**Emission Control** 

the highest level of system integration in the world of microcontrollers. It will open up new applications which had to use multiple chip solutions in the past.

# 1.3. MCS®-96 APPLICATIONS

The MCS-96 products are stand-alone high performance single chip microcontrollers designed for use in sophisticated real-time demanding applications such as industrial control, instrumentation and intelligent computer peripherals. The wide base of applications cut across all industry segments (see table 1.2). With the 16-bit CPU horsepower, high-speed math processing and high-speed I/O. the 8096 is ideal for complex motor control and axis control systems. Examples include three phase, large horsepower AC motors and robotics.

With its 10-bit A/D converter option, the device finds usage in data acquisition systems and closed-loop analog controllers. It permits considerable system integration by combining analog and digital I/O processing in the single The iDCX-96 is an executive software package user, qid.

This chip is ideally suited in the area of instrumentation products such as gas chromatographs, which combine analog processing with high speed number crunching. The same features make it a desirable component for aerospace applications like missile guidance and control.

# 1.4. MCS®-96 FAMILY DEVELOPMENT SUPPORT TOOLS

The product family is supported by a range of Intel software and hardware development tools. These tools shorten the product development cycle, thus bringing the product to the market sooner.

# 1.4.1. MCS®-96 Software Development Package

The 8096 software development package provides development system support specifically designed for the MCS-96 family of single chip microcontrollers. The package consists of a symbolic macro assembler ASM-96, Linker/ Relocator RL-96 and the librarian LIB-96. Among the high level language, PLM-96 is offered along with a floating point math package. A real-time executive software package, the iDCX-96 is also available. Additional high level languages are being developed for the MCS-96 product family.

#### 1.4.2. ASM-96 MACRO Assembler

The 8096 macro assembler translates the symbolic assembly language instructions into the machine executable object code. ASM-96 enables the programmer to write the program in a modular fashion. The modular programs divide a rather complex program into smaller functional units, that are easier to code, to debug, and to change. The separate modules can then be linked and located into one program module using the RL-96 utility. This utility combines the selected input object modules into a single output object module. It also allocates memory to input segments and binds the relocatable addresses to absolute addresses. It then produces a print file that consists of a link summary, a symbol table listing and an intermediate cross-reference listing. LIB-96, another utility helps to create, modify, and examine library files. The ASM-96 runs on Intellec Series III or IV.

# 1.4.3. PL/M-96

The PL/M-96 compiler translates the PL/M-96 language into 8096 relocatable object modules. This allows improved programmer productivity and application reliability. This high level language has been efficiently designed to map into the machine architecture, so as not to trade off higher programmer productivity with inefficient code. Since the language and the compiler are optimized for the 8096 and its application environment, developing software with PL/M-96 is a 'low-risk' project.

# 1.4.4. iDCX-96 ong ON Intigib bias yolana gainide

The iDCX-96 is an executive software package useful in multi-tasking environments. Up to 16 user tasks can be handled. The iDCX-96 is ideal for the customer who must quickly develop software for a multi-tasking, real-time environment.

# 1.4.5. Hardware Development Support: VLSICE-96

The VLSICE-96 is based on Intel's state-of-the-art bondout technology. It permits full access to the internal bus and control timing cycles for true real-time emulation. The VLSICE-96 is controlled by either an Intellec series III/IV or an IBM PC/XT/AT or compatible over a serial link

The VLSICE-96 provides total development support for MCS-96 microcontroller designs. It supports full speed real time emulation. A comprehensive break/trace capability allows for the specification of complex, multi-level events.

# 1.4.6. Hardware Development Support: SBE-96

The iSBE-96 is a hardware execution and debug tool for the MCS-96 products. It consists of a monitor/debugger resident in an 8096 system. This development system interfaces with the user's 8096 system via two ribbon cables, one for the 8096 I/O ports, and the other for the memory bus. The iSBE-96 is controlled by an Intellec Series III, IBM PC or compatible, or other computer system over a serial link. Power for the iSBE-96 can be supplied by

plugging it into the MULTIBUS® card slot, or by an external power supply. The iSBE-96 is contained on one standard MULTIBUS board.

The iSBE-96 provides the most often used features for real-time hardware emulation. The user can display and modify memory, set up break points, execute with or without breakpoints and change the memory map. In addition, the user can single step through the system program.

# 1.4.7. MCS®-96 Workshop

The workshop provides the design engineer or system designer hands-on experience with the MCS-96 family of products. The course includes an explanation of the Intel 8096 architecture, system timing, input/output design. The lab sessions allow the attendees to gain in-depth knowledge of the MCS-96 product family and support tools.

# 1.4.8. Insite™ Library

The Intel Insite Library contains several application programs. A very useful program contained in the Insite is SIM-96, the software simulator for 8096. It allows software simulations of user's system. The simulator provides the ability to set breakpoints, examine and modify memory, disassemble the object code and single step through the code.

# 1.5. MCS®-96 FAMILY OF PRODUCTS

Although 8096 is the generic part number often used for the MCS-96 products throughout this manual, the product family consists of eight configurations with eight part numbers including the 8096. This wide variety of products is offered to best meet user's application requirements in terms of number of I/O's and package size. The options include on-board 8K bytes of mask programmed memory, 10-bit A/D converter, and 48 or 68 pin package type.

The 48-pin components are similar to the 68-pin versions except that the following pins are not available:

r	Paris in B Paris and are areas
Port 0	4 of 8 analog/digital input pins
Port 1	8 general purpose I/O pins
Port 2	4 of 8 general/special function pins
	(the special functions are available through other pins)
Control	CLKOUT, INSTruction, NMI, TEST (BUSWIDTH on 8096BH)

Table 1-3 summarizes all the current products in the MCS®-96 product family.

Table 1-3 MCS®-96 Family of Products

OPTIONS		68-PIN	N 48-PIN	
DIGITAL I/O	ROMLESS	8096	8094	
	ROM	8396	8394	
	EPROM	*8796	8794	
ANALOG AND	ROMLESS	8097	8095	
DIGITAL I/O	ROM	8397	8395	
	EPROM	*8797	8795	

The 48 pin version is available in a DIP (dual inline) package.

The 68 pin version comes in two packages, the Plastic Leaded Chip Carrier and the Pin Grid Array.

\*The 68-pin version of the 879x is available in a Leaded Chip Carrier and a ceramic Pin Grid Array. The L.C.C. is socket foot print compatible with PLCC.

# Table 1-3 MCS°-96 Family of Products

190		1119-88	
	ROMLESS	8096	1-908
		*8796	\$628
		*8797	

The 48 pin version is available in a DIP (dual inline)

The 68 pin vention comes in two packages, the Plastic Leaded Chip Carrier and the Pin Grid Array,

"The 68-pin version of the \$79x is available in a London Chip Carrier and a commic Pin Grid Array. The L.C.C. is socket fool mint companies with PLCC.

# CHAPTER 2 ARCHITECTURAL OVERVIEW

# 2.0. INTRODUCTION

The 8096 can be separated into several sections for the purpose of describing its operation. There is a CPU, a programmable High Speed I/O Unit, an analog to digital converter, a serial port, and a Pulse Width Modulated (PWM) output for digital to analog conversion. In addition to these functional units, there are some sections which support overall operation of the chip such as the clock generator and the back-bias generator. The CPU and the programmable I/O make the 8096 very different from any other microcontroller, let us first examine the CPU.

#### 2.1. CPU OPERATION

The major components of the CPU on the 8096 are the Register File and the RALU. Communication with the outside world is done through either the Special Function Registers (SFRs) or the Memory Controller. The RALU (Register/Arithmetic Logic Unit) does not use an accumulator, it operates directly on the 256-byte register space made up of the Register File and the SFRs. Efficient I/O

operations are possible by directly controlling the I/O through the SFRs. The main benefits of this structure are the ability to quickly change context, the absence of accumulator bottleneck, and fast throughput and I/O times.

# 2.1.1. CPU Buses

A "Control Unit" and two buses connect the Register File and RALU. Figure 2-1 shows the CPU with its major bus connections. The two buses are the "A-Bus" which is 8-bits wide, and the "D-Bus" which is 16-bits wide. The D-Bus transfers data only between the RALU and the Register File or Special Function Registers (SFRs). The A-Bus is used as the address bus for the above transfers or as a multiplexed address/data bus connecting to the "Memory Controller". Any accesses of either the internal ROM or external memory are done through the Memory Controller.

Within the memory controller is a slave program counter (Slave PC) which keeps track of the PC in the CPU. By having most program fetches from memory referenced to




Figure 2-1. Block Diagram (For simplicity, lines connecting port registers to port buffers are not shown.)

the slave PC, the processor saves time as addresses seldom have to be sent to the memory controller. If the address jumps sequence then the slave PC is loaded with a new value and processing continues. Data fetches from memory are also done through the memory controller, but the slave PC is bypassed for this operation.

# 2.1.2. CPU Register File

The Register File contains 232 bytes of RAM which can be accessed as bytes, words, or double-words. Since each of these locations can be used by the RALU, there are essentially 232 "accumulators". The first word in the Register File is reserved for use as the stack pointer so it can not be used for data when stack manipulations are taking place. Addresses for accessing the Register File and SFRs are temporarily stored in two 8-bit address registers by the CPU hardware.

#### 2.1.3. RALU Control


Instructions to the RALU are taken from the A-Bus and stored temporarily in the instruction register. The Control

Unit decodes the instructions and generates the correct sequence of signals to have the RALU perform the desired function. Figure 2-1 shows the instruction register and the control unit.

# 2.1.4. RALU

Most calculations performed by the 8096 take place in the RALU. The RALU, shown in Figure 2-2, contains a 17bit ALU, the Program Status Word (PSW), the Program Counter (PC), a loop counter, and three temporary registers. All of the registers are 16-bits or 17-bits (16 + sign extension) wide. Some of the registers have the ability to perform simple operations to off-load the ALU.

A separate incrementer is used for the PC; however, jumps must be handled through the ALU. Two of the temporary registers have their own shift logic. These registers are used for the operations which require logical shifts, including Normalize, Multiply, and Divide. The "Lower Word" register is used only when double-word quantities are being shifted, the "Upper Word" register is used



whenever a shift is performed or as a temporary register for many instructions. Repetitive shifts are counted by the 5-bit "Loop Counter".

A temporary register is used to store the second operand of two operand instructions. This includes the multiplier during multiplications and the divisor during divisions. To perform subtractions, the output of this register can be complemented before being placed into the "B" input of the ALU.

The DELAY shown in Figure 2-2 is used to convert the 16-bit bus into an 8-bit bus. This is required as all addresses and instructions are carried on the 8-bit A bus. Several constants, such as 0, 1 and 2 are stored in the RALU for use in speeding up certain calculations. These come in handy when the RALU needs to make a 2's complement number or perform an increment or decrement instruction.

# 2.2. BASIC TIMING

The 8096 requires an input clock frequency of between 6.0 MHz and 12 MHz to function. This frequency can be applied directly to XTAL1. Alternatively, since XTAL1 and XTAL2 are inputs and outputs of an inverter, it is also possible to use a crystal to generate the clock. A block diagram of the oscillator section is shown in Figure 2-3. Details of the circuit and suggestions for its use can be found in section 4.1.

# 2.2.1. Internal Timings

The crystal or external oscillator frequency is divided by 3 to generate the three internal timing phases as shown in Figure 2-4. Each of the internal phases repeat every 3




Figure 2-3. Block Diagram of Oscillator

oscillator periods: 3 oscillator periods are referred to as one "state time", the basic time measurement for 8096 operations. Most internal operations are synchronized to either Phase A, B or C, each of which have a 33% duty cycle. Phase A is represented externally by CLKOUT, a signal available on the 68-pin part. Phases B and C are not available externally. The relationships of XTAL1, CLKOUT, and Phases A, B, and C are shown in Figure 2-4. It should be noted that propagation delays have not been taken into account in this diagram. Details on these and other timing relationships can be found in sections 4.1, 4.4 and 4.6.




Figure 2-4. Internal Timings Relative to XTAL 1

The RESET line can be used to start the 8096 at an exact time to provide for synchronization of test equipment and multiple chip systems. Use of this feature is fully explained under RESET, sections 2.15 and 4.1.

# 2.3. MEMORY SPACE

The addressable memory space on the 8096 consists of 64K bytes, most of which is available to the user for program or data memory. Locations which have special purposes are 0000H through 00FFH and 1FFEH through 2010H. All other locations can be used for either program or data storage or for memory mapped peripherals. A memory map is shown in figure 2-5.

The 8096BH parts have additional features in the memory map. A discussion of these can be found in the 8096BH data sheet in chapter 5.

2.3.1. Register File

Locations 00H through 0FFH contain the Register File and SFRs. Complete information on this section of memory space can be found in section 2.4. No code can be executed from this internal RAM section. If an attempt to execute instructions from locations 000H through 0FFH is made, the instructions will be fetched from external memory. This section of external memory is reserved for use by Intel development tools. Execution of a nonmaskable interrupt (NMI) will force a call to external location

0000H, therefore, the NMI instruction is also reserved for Intel development tools.

2.3.2. Reserved Memory Spaces

Locations 1FFEH and 1FFFH are reserved for Ports 3 and 4 respectively. This is to allow easy reconstruction of these ports if external memory is used in the system. An example of reconstructing the I/O ports is given in section 4.6.7. If ports 3 and 4 are not going to be reconstructed then these locations can be treated as any other external memory location.

The 9 interrupt vectors are stored in locations 2000H through 2011H. The 9th vector is used by Intel development systems, as explained in section 2.5. Internal locations 2012H through 207FH are reserved for Intel's factory test code. To ensure compatibility with future parts external locations 2012H through 207FH must contain the hex value FFH.

Resetting the 8096 causes instructions to be fetched starting from location 2080H. This location was chosen to allow a system to have up to 8K of RAM continuous with the register file. Further information on reset can be found in section 2.15.

# 2.3.3. Internal ROM

When a ROM part is ordered, the internal memory locations 2080H through 3FFFH are user specified as are the interrupt vectors in locations 2000H through 2011H.




Figure 2-5. Memory Map

Instruction and data fetches from the internal ROM occur only if the part has a ROM,  $\overline{EA}$  is tied high, and the address is between 2000H and 3FFFH. At all other times data is accessed from either the internal RAM space or external memory and instructions are fetched from external memory.

# 2.3.4. Memory Controller

The RALU talks to the memory (except for the locations in the register file and SFR space) through the memory controller which is connected to the RALU by the A-bus and several control lines. Since the A-bus is eight bits wide, the memory controller uses a Slave Program Counter to avoid having to always get the instruction location from the RALU. This slave PC is incremented after each fetch. When a jump or call occurs, the slave PC must be loaded from the A-bus before instruction fetches can continue.

In addition to holding a slave PC, the memory controller contains a 3 byte queue to help speed execution. This queue is transparent to the RALU and to the user unless wait states are forced during external bus cycles. The instruction execution times shown in Tables 3-3 and 3-4 show the normal execution times with no wait states added. Reloading the slave PC and fetching the first byte of the new instruction stream takes 4 state times. This is

reflected in the jump taken/not-taken times shown in Table 3-4.

# 2.3.5. System Bus

The 8096BH data sheet, in chapter 5, has additional information on the system bus and control lines of the 8096BH

External memory is addressed through lines AD0 through AD15 which form a 16-bit multiplexed (address/data) data bus. These lines share pins with I/O ports 3 and 4. The falling edge of the Address Latch Enable (ALE) line is used to provide a clock to a transparent latch (74LS373) in order to demultiplex the bus. A typical circuit and the required timings are shown in section 4.6. Since the 8096's external memory can be addressed as either bytes or words, the decoding is controlled with two lines, Bus High Enable (BHE) and Addresss/Data Line 0 (AD0). The BHE line must be transparently latched, just as the addresses are.

To avoid confusion during the explanation of the memory system it is reasonable to give names to the demultiplexed address/data signals. The address signals will be called MA0 through MA15 (Memory Address), and the data signals will be called MD0 through MD15 (Memory Data).




Figure 2-6. External Memory Timings

When \$\overline{BHE}\$ is active (low), the memory connected to the high byte of the data bus should be selected. When MAO is low the memory connected to the low byte of the data bus should be selected. In this way accesses to a 16-bit wide memory can be to the low (even) byte only (MAO=0, \overline{BHE}=1), to the high (odd) byte only (MAO=1, \overline{BHE}=0), or to both bytes (MAO=0, \overline{BHE}=0). When a memory block is being used only for reads, \overline{BHE}\$ and MAO need not be decoded.

Figure 2-6 shows the idealized waveforms related to the following description of external memory manipulations. For exact timing specifications please refer to the latest data sheet. When an external memory fetch begins, the address latch enable (ALE) line rises, the address is put on AD0-AD15 and BHE is set to the required state. ALE then falls, the address is taken off the pins, and the RD (Read) signal goes low. The READY line can be pulled low to hold the processor in this condition for a few extra state times.

# 2.3.6. Bus Control Lines

The READY line can be used to hold the processor in the above condition in order to allow access to slow memories or for DMA purposes. Sampling of the READY line occurs internally during Phase A, which is the signal that generates CLKOUT. There is a minimum time in which READY must be stable before CLKOUT goes low. If this set-up time is violated while the part is going to the not-ready state, the part may fail to operate predictably.

Since READY is synchronized with CLKOUT, the 8096 will be in a not-ready condition for a period equal to some multiple of CLKOUT, although the READY line can be brought high at any time. There is a maximum time for holding the 8096 in the not-ready condition, typically on the order of 1  $\mu$ S. The exact time is specified in the data sheet for the particular part and temperature range desired.

The data from the external memory must be on the bus and stable for a minimum of the specified set-up time before the rising edge of  $\overline{RD}$ . The rising edge of  $\overline{RD}$  latches the information into the 8096. If the read is for data, the INST pin will be low when the address is valid, if it is for an instruction the INST pin will be high during this time. The 48-lead part does not have the INST pin.

Writing to external memory requires timings that are similar to those required when reading from it. The main difference is that the write  $(\overline{WR})$  signal is used instead of the  $\overline{RD}$  signal. The timings are the same until the falling edge of the  $\overline{WR}$  line. At this point the 8096 removes the address and places the data on the bus. The READY line must be held in the desired state at that time as described above. When the  $\overline{WR}$  line goes high the data should be latched to the external memory. INST is always low during a write, as instructions cannot be written. The exact timing specifications for memory accesses can be found in the data sheet.




Figure 2-7. Register File Memory Map

#### 2.4. RAM SPACE

The internal register locations in the 8096 are divided into two groups, a register file and a set of Special Function Registers (SFRs). The RALU can operate on any of these 256 internal register locations. Locations 00H through 17H are used to access the SFRs. Locations 18H and 19H contain the stack pointer. These are not SFRs, and may be used as standard RAM if stack operations are not being performed. The stack pointer must be initialized by the user program and can point anywhere in the 64K memory space. The stack builds down. There are no restrictions on the use of the remaining 230 locations except that code cannot be executed from them.

**2.4.1. Special Function Registers**All of the I/O on the 8096 is controlled through the SFRs. Many of these registers serve two functions; one if they

are read from, the other if they are written to. Figure 2-7 shows the locations and names of these registers. A summary of the capabilities of each of these registers is shown

Register	Description 101 barraces one analysis of	Chapter
RO 2008 out no eldellav	Zero Register — Always reads as a zero, useful for a base when indexing and as a constant for calculations and compares.	3.2.7
AD _ RESULT	A/D Result Hi/Low — Low and high order Results of the A/D converter (byte read only)	2.9.3
AD_COMMAND	A/D Command Register — Controls the A/D	2.9.2
HSI _ MODE	HSI Mode Register — Sets the mode of the High Speed Input unit.	2.7.1
HSI _ TIME MC AMIT _ IZH	HSI Time Hi/Lo — Contains the time at which the High Speed Input unit was triggered. (word read only)	2.7.4
HSO _ TIME	HSO Time Hi/Lo — Sets the time for the High Speed Output to execute the command in the Command Register. (word write only)	2.8.3
HSO _ COMMAND	HSO Command Register — Determines what will happen at the time loaded into the HSO Time registers.	2.8.2
HSI _ STATUS	HSI Status Registers — Indicates which HSI pins were detected at the time in the HSI Time registers.	2.7.4
SBUF (TX)	Transmit buffer for the serial port, holds contents to be outputed.	2.11
SBUF (RX)	Receive buffer for the serial port, holds the byte just received by the serial port.	2.11
INT _ MASK	Interrupt Mask Register — Enables or disables the individual interrupts.	2.5.2 3.6.2
INT _ PENDING	Interrupt Pending Register — Indicates when an interrupt signal has occurred on one of the sources.	2.5.2 3.6.2
WATCHDOG	Watchdog Timer Register — Written to periodically to hold off automatic reset every 64K state times.	2.14
TIMER1 HS00C	Timer 1 Hi/Lo — Timer 1 high and low bytes. (word read only)	2.6.1 2.7-8
TIMER2 () 0 HOOOS	Timer 2 Hi/Lo — Timer 2 high and low bytes. (word read only)	2.6.2 2.7-8
IOPORT0	Port 0 Register — Levels on pins of port 0.	2.12.1
BAUD _ RATE	Register which contains the baud rate, this register is loaded sequentially.	2.11.4
IOPORT1	Port 1 Register — Used to read or write to Port 1.	2.12.2
IOPORT2	Port 2 Register — Used to read or write to Port 2.	2.12.3
SP_STAT	Serial Port Status — Indicates the status of the serial port.	2.11.3
SP_CON	Serial port control — Used to set the mode of the serial port.	2.11.1
IOS0	I/O Status Register 0 — Contains information on the HSO status.	2.13.4
IOS1	I/O Status Register 1 — Contains information on the status of the timers and of the HSI.	2.13.5 3.7.2
IOC0	I/O Control Register 0 — Controls alternate functions of HSI pins, Timer 2 reset sources and Timer 2 clock sources.	2.13.2
IOC1	I/O Control Register 1 — Controls alternate functions of Port 2 pins, timer interrupts and HSI interrupts.	2.13.3
PWM _ CONTROL	Pulse Width Modulation Control Register — Sets the duration of the PWM pulse.	2.10 4.3.2

Figure 2-8. SFR Summary

in Figure 2-8, with complete descriptions reserved for later chapters. Note that these registers can be accessed only as bytes unless otherwise indicated.

Within the SFR space are several registers labeled as "RE-SERVED". These registers are reserved for future expansion or test purposes. Reads or writes of these registers may produce unexpected results. For example, writing to location 000CH will set both timers to 0FFFXH, this feature is for use in testing the part and should not be used in programs.

# 2.4.2. Power Down

The upper 16 RAM locations (0F0H through 0FFH) receive their power from the VPD pin. If it is desired to keep the memory in these locations alive during a power down situation, one need only keep voltage on the VPD pin. The current required to keep the RAM alive is approximately 1 milliamp (refer to the data sheet for the exact specification). Both VCC and VPD must have power applied for normal operation.

To place the 8096 into a power down mode, the RESET pin is pulled low. Two state times later the part will be in reset. This is necessary to prevent the part from writing into RAM as the power goes down. The power may now be removed from the VCC pin, the VPD pin must remain within specifications. The 8096 can remain in this state for any amount of time and the 16 RAM bytes will retain their values.

To bring the 8096 out of power down, RESET is held low while VCC is applied. Two state times after the oscillator and the back bias generator have stabilized (~1 millisecond), the RESET pin can be pulled high. The 8096 will begin to execute code at location 02080H 10 state times after RESET is pulled high. Figure 2-9 shows a timing diagram of the power down sequence. To ensure that the 2 state time minimum reset time (synchronous with CLKOUT) is met, it is recommended that 10 XTAL1

cycles be used. Suggestions for actual hardware connections are given in section 4.1. Reset is discussed in section 2.15

# 2.5. INTERRUPT STRUCTURE

# 2.5.1. Interrupt Sources

Eight interrupt sources are available on the 8096. When enabled, an interrupt occurring on any of these sources will force a call to the location stored in the vector location for that source. The interrupt sources and their respective vector locations are listed in Figure 2-10. In addition to the 8 standard interrupts, there is a TRAP instruction which acts as a software generated interrupt. This instruction is not currently supported by the MCS-96 Assembler and is reserved for use by Intel development systems. Many of the interrupt sources can be activated by several methods, Figure 2-11 shows all of the possible sources for interrupts.

Source	Vector Location		Priority
	(High Byte)	(Low Byte)	SBUP (TX)
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6
Software Timers	200BH	200AH	5
HSI.0	2009H	2008H	AVER THE VA
High Speed	2007H	2006H	3
Outputs	Watehel 1		DOCHDOC
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1 IMERI 1
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 2-10. Interrupt Vector Locations




Figure 2-9. Power Down Timing

2.5.2. Interrupt Control

A block diagram of the interrupt system is shown in Figure 2-12. Each of the interrupt sources is tested for a 0 to 1 transition. If this transition occurs, the corresponding bit in the Interrupt Pending Register, located at 0009H, is set. The bit is cleared when the vector is taken to the interrupt routine. Since this register can be written to, it is possible to generate software interrupts by setting bits within the register, or remove pending interrupts by clearing the bits in this register. The pending register can be set even if the interrupt is disabled.


Caution must be used when writing to the pending register to clear interrupts. If the interrupt has already been acknowledged when the bit is cleared, a 4 state time "partial" interrupt cycle will occur. This is because the 8096 will have to fetch the next instruction of the normal instruction flow, instead of proceeding with the interrupt processing as it was going to. The effect on the program will be essentially that of an extra NOP. This can be prevented by clearing the bits using a 2 operand immediate logical, as the 8096 holds off acknowledging interrupts during these "read/modify/write" instructions.

Enabling and disabling of individual interrupts is done through the Interrupt Mask Register, located at 0008H. If the bit in the mask register is a 1 then the interrupt is enabled, otherwise it is disabled. Even if an interrupt is masked it may still become pending. It may, therefore, be desirable to clear the pending bit before unmasking an interrupt.

The Interrupt Mask Register is also the low byte of the PSW. All of the interrupts may be enabled and disabled simultaneously by using the "EI" (Enable Interrupt) and "DI" (Disable Interrupt) instructions. EI and DI set and clear PSW.9, the interrupt enable bit, they do not effect the contents of the mask register.

# 2.5.3. Interrupt Priority Programming

The priority encoder looks at all of the interrupts which are both pending and enabled, and selects the one with the highest priority. The priorities are shown in Figure 2-10 (7 is highest, 0 is lowest.) The interrupt generator then forces a call to the location in the indicated vector location. This location would be the starting location of the Interrupt Service Routine (ISR).



become as the base of Figure 2-11. All Possible Interrupt Sources




Figure 2-12. Block Diagram of Interrupt System

At least one instruction in the ISR will always be executed before another interrupt can be acknowledged. Usually this instruction is "DI" or "PUSHF" (push flags). The PUSHF instruction pushes the PSW onto the stack and then clears it.

Clearing the PSW disables all interrupts in two ways; by clearing PSW.9, the interrupt enable bit and because the Interrupt Mask Register is located in bits 0 through 7 of the PSW. The interrupts which should be permitted to interrupt this ISR can then be set in the mask register and an "EI" instruction executed.

By selectively determining which interrupts are enabled or disabled within which interrupt service routines, it is possible to configure the interrupt system in any way one would desire. More information on programming the interrupts can be found under software programming of interrupts, section 3.6.

The last two instructions in an ISR are normally a "POPF" (pop flags), which restores the PSW and, therefore, the interrupt mask register, followed by a 'RET', which restores the Program Counter. Execution will then continue from the point at which the call was forced.

2.5.4. Interrupt Timing

Interrupts are not always acknowledged immediately. If the interrupt signal does not occur prior to 4 state-times before the end of an instruction, the interrupt will not be acknowledged until after the next instruction has been executed. This is because an instruction is fetched and prepared for execution a few state times before it is actually executed.

There are 6 instructions which always inhibit interrupts from being acknowledged until after the next instruction has been executed. These instructions are:

EI, DI — Enable and Disable Interrupts
POPF, PUSHF — Pop and Push Flags
SIGND — Prefix to perform signed multiply

and divide (Note that this is not an ASM-96 Mnemonic, but is used for signed multiply and divide)

TRAP — Software interrupt

When an interrupt is acknowledged, a call is forced to the location indicated by the specified interrupt vector. This call occurs after the completion of the instruction in process, except as noted above. The procedure of getting the vector and forcing the call requires 21 state times. If the stack is in external RAM an additional 3 state times are required.

The maximum number of state times required from the time an interrupt is generated (not acknowledged) until the 8096 begins executing code at the desired location is the time of the longest instruction, NORML (Normalize — 43 state times), plus the 4 state times prior to the end of the previous instruction, plus the response time (21 to 24 state times). Therefore, the maximum response time is 71 (43+4+24) state times. This does not include the 12 state times required for PUSHF if it is used as the first instruction in the interrupt routine or additional latency caused by having the interrupt masked or disabled.

Interrupt latency time can be reduced by careful selection of instructions in areas of code where interrupts are expected. Using 'EI' followed immediately by a long instruction (e.g. MUL, NORML, etc.) will increase the maximum latency by 4 state times, as an interrupt cannot occur between EI and the instruction following EI. The "DI", "PUSHF", "POPF" and "TRAP" instructions will also cause the same situation. Typically the PUSHF, POPF and TRAP instructions would only effect latency when one interrupt routine is already in process, as these instructions are seldom used at other times.

#### 2.6. TIMERS

Two 16-bit timers are available for use on the 8096. The first is designated "Timer 1", the second, "Timer 2". Timer 1 is used to synchronize events to real time, while Timer 2 can be clocked externally and synchronizes events to external occurences.

### 2.6.1. Timer 1

Timer 1 is clocked once every eight state times and can be cleared only by executing a reset. The only other way to change its value is by writing to 000CH but this is a test mode which sets both timers to 0FFFXH and should not be used in programs.

# 2.6.2. Timer 2

Timer 2 can be incremented by transitions (one count each transition, rising and falling) on either T2CLK or HSI.1. The multiple functionality of the timer is determined by the state of I/O Control Register 0, bit 7 (IOC0.7). To ensure that all CAM entries are checked each count of Timer 2, the maximum transition speed is limited to once per eight state times. Timer 2 can be cleared by: executing a reset, by setting IOC0.1, by triggering HSO channel OEH, or by pulling T2RST or HSI.0 high. The HSO and




Figure 2-13. Timer 2 Clock and Reset Options

CAM are described in section 2.8. IOC0.3 and IOC0.5 control the resetting of Timer 2. Figure 2-13 shows the different ways of manipulating Timer 2.

## 2.6.3. Timer Interrupts

Both Timer 1 and Timer 2 can be used to trigger a timer overflow interrupt and set a flag in the I/O Status Register 1 (IOS1). The interrupts are controlled by IOC1.2 and IOC1.3 respectively. The flags are set in IOS1.5 and IOS1.4, respectively.

Caution must be used when examining the flags, as any access (including Compare and Jump on Bit) of IOS1 clears the whole byte, including the software timer flags. It is, therefore, recommended to write the byte to a temporary register before testing bits. The general enabling and disabling of the timer interrupts are controlled by the Interrupt Mask Register bit 0. In all cases, setting a bit enables a function, while clearing a bit disables it.




Figure 2-14. High Speed Input Unit

# 2.6.4. Timer Related Sections

The High Speed I/O unit is coupled to the timers in that the HSI records the value on Timer 1 when transitions occur and the HSO causes transitions to occur based on values of either Timer 1 or Timer 2. The Baud rate generator can use the T2CLK pin as input to its counter. A complete listing of the functions of IOS1, IOC0, and IOC1 are in section 2.13.

#### 2.7. HIGH SPEED INPUTS

The High Speed Input Unit (HSI), can be used to record the time at which an event occurs with respect to Timer 1. There are 4 lines (HSI.0 through HSI.3) which can be used in this mode and up to a total of 8 events can be recorded. HSI.2 and HSI.3 share pins with HSO.4 and HSO.5. The I/O Control Registers (IOC0 and IOC1) are used to determine the functions of these pins. A block diagram of the HSI unit is shown in Figure 2-14.

#### 2.7.1. HSI Modes

There are 4 possible modes of operation for each of the HSI. The HSI mode register is used to control which pins will look for what type of events. The 8-bit register is set up as shown in Figure 2-15.

High and low levels each need to be held for at least 1 state time to ensure proper operation. The maximum input speed is 1 event every 8 state times except when the 8 transition mode is used, in which case it is 1 transition per state time.




Figure 2-15. HSI Mode Register Diagram

The HSI lines can be individually enabled and disabled using bits in IOC0, at location 0015H. Figure 2-16 shows the bit locations which control the HSI pins. If the pin is disabled, transitions will not be entered in the FIFO.




Figure 2-16. IOC0 Control of HSI Pin Functions 2.7.2. HSI FIFO

When an HSI event occurs, a 7 × 20 FIFO stores the 16 bits of Timer 1 and the 4 bits indicating the state of the 4 HSI lines at the time the status is read. It can take up to 8 state times for this information to reach the holding register. For this reason, 8 state times must be allowed between consecutive reads of HSI\_TIME. When the FIFO is full, one additional event for a total of 8 events can be stored by considering the holding register part of the FIFO. If the FIFO and holding register are full any additional events will not be recorded.

#### 2.7.3. HSI Interrupts

Interrupts can be generated from the HSI unit in one of two ways, determined by IOC1.7. If the bit is a 0, then an interrupt will be generated every time a value is loaded into the holding register. If it is a 1, an interrupt will only be generated when the FIFO, (independent of the holding register), has six entries in it. Since all interrupts are rising edge triggered, if IOC1.7=1, the processor will not be re-interrupted until the FIFO first contains 5 or less records, then contains six or more. Interrupts can also be generated by pin HSI.0, which has its own interrupt vector.

#### 2.7.4. HSI Status

Bits 6 and 7 of the I/O Status register 1 (IOS1) indicate the status of the HSI FIFO. If bit 6 is a 1, the FIFO contains at least six entries. If bit 7 is a 1, the FIFO contains at least 1 entry and the holding register has been loaded. The FIFO may be read after verifying that it contains valid data. Caution must be used when reading or testing bits in IOS1, as this action clears the entire byte, including the software and hardware timer overflow flags. It is best to store the byte and then test the stored value. See Section 3.7.2.

Reading the HSI is done in two steps. First, the HSI Status Figure 2-17. HSI Status Register Diagram

register is read to obtain the current state of the HSI pins and which pins had changed at the recorded time. The format of the HSI \_ STATUS Register is shown in Figure 2-17. Second, the HSI Time register is read. Reading the Time register unloads one word of the FIFO, so if the Time register is read before the Status register, the information in the Status register will be lost. The HSI Status register is at location 06H and the HSI Time registers are in locations 04H and 05H.

If the HSI \_ TIME and Status register are read without the holding register being loaded, the values read will be undeterminate.

It should be noted that many of the Status register conditions are changed by a reset, see section 2.15.2. A complete listing of the functions of IOS0, IOS1, and IOC1 can be found in section 2.13.

## 2.8. HIGH SPEED OUTPUTS


The High Speed Output unit (HSO) is used to trigger events at specific times with minimal CPU overhead. These events include: starting an A to D conversion, resetting Timer 2, setting 4 software flags, and switching up to 6 output lines. Interrupts can be generated whenever one of these events is triggered. Up to 8 events can be pending at any one time.

# 2.8.1. HSIO Shared Pins

Two of the 6 output lines (HSO.0 through HSO.5) are shared with the High Speed Input (HSI) lines. HSO.4 and HSO.5 are shared with HSI.2 and HSI.3, respectively. Bits 4 and 6 of the I/O Control Register 1 (IOC1) are used to enable HSO.4 and HSO.5 as outputs.

#### 2.8.2. HSIO CAM

A block diagram of the HSO unit is shown in Figure 2-18. The Content Addressable Memory (CAM) file is the center of control. One CAM register is compared with a time value every state time. Therefore, it takes 8 state times to compare all CAM registers with a timer.







Figure 2-18. High Speed Output Unit

Each CAM register is 23 bits wide. Sixteen bits specify the time at which the action is to be carried out and 7 bits specify both the nature of the action and whether Timer 1 or Timer 2 is the reference. The format of the command to the HSO unit is shown in Figure 2-19. Note that bit 5 is ignored for command channels 8 through 0FH.

To enter a command into the CAM file, write the 7-bit "Command Tag" into location 0006H followed by the time at which the action is to be carried out into word address 0004H. Writing the time value loads the HSO Holding Register with both the time and the last written command tag. The command does not actually enter the CAM file until an empty CAM register becomes available. Since it can take up to 8 state times for a command to enter the CAM, commands written less than 8 state times from an earlier command could over-write the earlier com-

mand. In addition, if Timer 1 is being used as the reference, the minimum time that can be loaded is Timer 1+2. A similar restriction applies if Timer 2 is used as the reference.

Care must be taken when writing the command tag for the HSO. If an interrupt occurs during the time between writing the command tag and loading the time value, and the interrupt service routine writes to the HSO time register, the command tag used in the interrupt routine will be written to the CAM at both the time specified by the interrupt routine and the time specified by the main program. The command tag from the main program will not be executed. One way of avoiding this problem would be to disable interrupts when writing commands and times to the HSO unit. See also Section 3.7.3.



mangaid notalgoff autist? I Figure 2-19. HSO Command Tag Format agreement and and at IZH and guilbass

#### 2.8.3. HSO Status

Before writing to the HSO, it is desirable to ensure that the Holding Register is empty. If it is not, writing to the HSO will overwrite the value in the Holding Register. I/O Status Register 0 (IOSO) bits 6 and 7 indicate the status of the HSO unit. This register is described in section 2.13.4. If IOSO.6 equals 0, the holding register is empty and at least one CAM register is empty. If IOSO.7 equals 0, the holding register is empty.

One location in the CAM file is checked each state-time. Thus, it takes 8 state-times for the Holding Register to have had access to all 8 CAM registers. Similarly, it takes 8 state-times for the comparator to have had access to all 8 CAM registers. This defines the time-resolution of the HSO unit to be 8 state-times (2.0  $\mu$ sec, if the oscillator frequency is 12 MHz). Note that the comparator does not look at the holding register, so instructions in the holding register do not execute.

# 2.8.4. Clearing The HSO

All 8 CAM locations of the HSO are compared before any action is taken. This allows a pending external event to be cancelled by simply writing the opposite event to the CAM. However, once an entry is placed in the CAM, it cannot be removed until either the specified timer matches the written value or the chip is reset. Internal events are not synchronized to Timer 1, and therefore cannot be cleared. This includes events on HSO channels 8 through F and all interrupts. Since interrupts are not synchronized it is possible to have multiple interrupts at the same time value.

#### 2.8.5. Using Timer 2 With The HSO

Timer 1 is incremented only once every 8 state-times. When it is being used as the reference timer for an HSO action, the comparator has a chance to look at all 8 CAM registers before Timer 1 changes its value. Following the same reasoning, Timer 2 has been synchronized to allow it to change at a maximum rate of once per 8 state-times. Timer 2 increments on both edges of the input signal.

When using Timer 2 as the HSO reference, caution must be taken that Timer 2 is not reset prior to the highest value for a Timer 2 match in the CAM. This is because the HSO CAM will hold an event pending until a time match occurs, if that match is to a time value on Timer 2 which is never reached, the event will remain pending in the CAM until the part is reset.

Additional caution must be used when Timer 2 is being reset using the HSO unit, since resetting Timer 2 using the HSO is an internal event and can therefore happen at any time within the eight-state-time window. For this reason, any events scheduled to occur at the same time as a Timer 2 reset should be logged into the CAM with a Timer 2 value of zero. When using this method to make a programmable modulo counter, the count will stay at the maximum Timer 2 value only until the Reset T2 command is recognized. The count will stay at zero for the transition which would have changed the count from "N" to zero, and then change to a one on the next transition.

#### 2.8.6. Software Timers

The HSO can be programmed to generate interrupts at preset times. Up to four such "Software Timers" can be in operation at a time. As each preprogrammed time is reached, the HSO unit sets a Software Timer Flag. If the interrupt bit in the command tag was set then a Software Timer Interrupt will also be generated. The interrupt service routine can then examine I/O Status register 1 (IOS1) to determine which software timer expired and caused the interrupt. When the HSO resets Timer 2 or starts an A to D conversion, it can also be programmed to generate a software timer interrupt but there is no flag to indicate that this has occurred. See also Section 3.7.4.

If more than one software timer interrupt occurs in the same time frame it is possible that multiple software timer interrupts will be generated.

Each read or test of any bit in IOS1 will clear the whole byte. Be certain to save the byte before testing it unless you are only concerned with 1 bit. See also Section 3.2.2.

A complete listing of the functions of IOS0, IOS1, and IOC1 can be found in section 2.13. The Timers are described in section 2.6 and the HSI is described in section 2.7

# 2.9. ANALOG INPUTS at OZH oils it neve more

The A to D converter on the 8096 provides a 10-bit result on one of 8 input channels. Conversion is done using successive approximation with a result equal to the ratio of the input voltage divided by the analog supply voltage. If the ratio is 1.00, then the result will be all ones. The A/D converter is available on the 8097, 8397, 8095 and 8395 members of the MCS\*-96 family. The A/D converter on the 8096BH is slightly different than that on the 8096, see the data sheet in Chapter 5.

#### 2.9.1. A/D Accuracy

Each conversion requires 168 state-times ( $42\mu S$  at 12 MHz) independent of the accuracy desired or value of input voltage. The input voltage must be in the range of 0 to VREF, the analog reference and supply voltage. For proper operation, VREF (the reference voltage and analog power supply) must be held at VCC  $\pm$  0.3V with VREF =  $5.0\pm0.5$ V. The A/D result is calculated from the formula:

1023 × (input voltage-ANGND) / (VREF-ANGND)

It can be seen from this formula that changes in VREF or ANGND effect the output of the converter. This can be advantageous if a ratiometric sensor is used since these sensors have an output that can be measured as a proportion of VREF.

If high absolute accuracy is needed it may be desirable to use a separate power supply, or power traces, to operate the A/D converter. There is no sample and hold circuit internal to the chip, so the input voltage must be held constant for the entire 168 state times. Examples of connecting the A/D converter to various devices are given in section 4.3.




Figure 2-20. A/D Command Register

# 2.9.2. A/D Commands

Analog signals can be sampled by any one of the 8 analog input pins (ACH0 through ACH7) which are shared with Port 0. ACH7 can also be used as an external interrupt if IOC1.1 is set (see section 2.5). The A/D Command Register, at location 02H, selects which channel is to be converted and whether the conversion should start immediately or when the HSO (Channel #0FH) triggers it. The A/D command register must be written for each conversion, even if the HSO is used as the trigger. A to D commands are formatted as shown in Figure 2-20.

The command register is double buffered so it is possible to write a command to start a conversion triggered by the HSO while one is still in progress. Care must be taken when this is done since if a new conversion is started while one is already in progress, the conversion in progress is cancelled and the new one is started. When a conversion is started, the result register is cleared. For this reason the result register must be read before a new conversion is started or data will be lost.

# 2.9.3. A/D Results

Results of the analog conversions are read from the A/D

Result Register at locations 02H and 03H. Although these addresses are on a word boundary, they must be read as individual bytes. Information in the A/D Result register is formatted as shown in Figure 2-21. Note that the status bit may not be set until 8 state times after the go command. Information on using the HSO is in section 2.8.

# 2.10. PULSE WIDTH MODULATION OUT-PUT (D/A)

Digital to analog conversion can be done with the pulse width modulation output; a block diagram of the circuit is shown in Figure 2-22. The 8-bit counter is incremented every state time. When it equals 0, the PWM output is set to a one. When the counter matches the value in the PWM register, the output is switched low. When the counter overflows, the output is once again switched high. A typical output waveform is shown in Figure 2-23. Note that when the PWM register equals 00, the output is always low.

The output waveform is a variable duty cycle pulse which repeats every 256 state times (64  $\mu$ S at 12MHz). Changes




Figure 2-21. A/D Result Register




Figure 2-22. Pulse Width Modulated (D/A) Output

in the duty cycle are made by writing to the PWM register at location 17H. There are several types of motors which require a PWM waveform for most efficient operation. Additionally, if this waveform is integrated it will produce a DC level which can be changed in 256 steps by varying the duty cycle.

Details about the hardware required for smooth, accurate D/A conversion can be found in section 4.3.2. Typically,

some form of buffer and integrator are needed to obtain the most usefulness from this feature.

The PWM output shares a pin with Port 2, pin 5 so that these two features cannot be used at the same time. IOC1.0 equal to 1 selects the PWM function instead of the standard port function. More information on IOC1 is in section 2.13.3.

### 2.11. SERIAL PORT

The serial port is compatible with the MCS-51 serial port. It is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register. The serial port registers (SBUF) are both accessed at location 07H. A write to this location accesses the transmit register, and a read accesses a physically separate receive register.

The serial port can operate in 4 modes (explained below). Selection of these modes is done through the Serial Port Status/Control register at location 11H, shown in Figure 2-27.

#### 2.11.1. Serial Port Modes

#### MODE 0

Mode 0 is a shift register mode. The 8096 outputs a train of 8 shift pulses to an external shift register to clock 8 bits of data into or out of the register from or to the 8096. Serial data enters and exits the 8096 through RXD. TXD outputs the shift clock. 8 bits are transmitted or received, LSB first. A timing diagram of this mode is shown in Figure 2-24. This mode is useful as an I/O expander in which application external shift registers can be used as additional parallel I/O ports. An example of using the port in this mode is given in section 4.5.




Figure 2-23. Typical PWM Outputs




Figure 2-24. Serial Port Mode 0 Timing




Figure 2-25. Serial Port Frame — Mode 1




Figure 2-26. Serial Port Frame Modes 2 and 3

#### MODE 1

10-bit frames are transmitted through TXD, and received through RXD: a start bit (0), 8 data bits (LSB first), and a stop bit (1). If PEN = 1 then an even parity bit is transmitted instead of the eighth data bit. This mode is the one commonly used for CRT terminals. The data frame for Mode 1 is shown in Figure 2-25.

#### MODE 2

11-bit frames are transmitted through TXD and received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit can be assigned the value of 0 or 1 using the TB8 bit. This bit is cleared on each transmission. On receive, the serial port interrupt is not activated unless the received 9th data bit is 1. Parity cannot be enabled in this mode. This mode is commonly used along with mode 3 in a multiprocessor environment.

#### MODE 3

11-bit frames are transmitted through TXD and received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit,

the 9th data bit can be assigned the value of 0 or 1 using the TB8 bit. If PEN = 1 the 9th bit will be parity. On receive, the received 9th data bit is stored and the serial port interrupt is activated regardless of its value. The data frame for Modes 2 and 3 is shown in Figure 2-26.

#### 2.11.2. Multiprocessor Communications

Mode 2 and 3 are provided for multiprocessor communications. In mode 2 if the received 9th data bit is not 1, the serial port interrupt is not activated. The way to use this feature in multiprocessor systems is described below.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address frame which identifies the target slave. An address frame will differ from a data frame in that the 9th data bit is 1 in an address frame and 0 in a data frame. No slave in mode 2 will be interrupted by a data frame. An address frame, however, will interrupt all slaves so that each slave can examine the received byte and see if it is being addressed. The addressed slave switches to mode 3 to receive the coming data frames, while the slaves that were not addressed stay in mode 2 and go on about their business.

#### 2.11.3. Controlling the Serial Port

Control of the Serial Port is done through the Serial Port Control/Status register. The format for the control word is shown in Figure 2-27. Note that reads access only part of the byte, as do writes, and that TB8 is cleared after each byte is transmitted.

In Mode 0, if REN=0, writing to SBUF will start a transmission. Causing a rising edge on REN, or clearing RI with REN=1, will start a reception. Setting REN=0 will stop a reception in progress, and inhibit further receptions. To avoid a partial or complete undesired reception, REN must be set to zero before clearing RI. This can be handled in an interrupt environment by using software flags, or in a straight-line code environment by using the Interrupt Pending register to signal the completion of a receive. In any mode, it is necessary to set IOC1.5 to a 1 to enable the TXD pin. Some examples of the software involved in using the serial port can be found in section 3.8. More information on IOC1 is in section 2.13.3.

#### 2.11.4. Determining Baud Rates

Baud rates in all modes are determined by the contents of a 16-bit register at location 000EH. This register must be loaded sequentially with 2 bytes (least significant byte first). The MSB of this register selects one of two sources for the input frequency to the baud rate generator. If it is a 1, the frequency on the XTAL1 pin is selected, if not, the external frequency from the T2CLK pin is used. It should be noted that the maximum speed of T2CLK is one transition every 2 state times, with a minimum period of 16 XTAL1 cycles.

The unsigned integer represented by the lower 15 bits of the baud rate register defines a number B, where B has a maximum value of 32767. The baud rate for the four serial modes using either XTAL1 or T2CLK as the clock source is given by:

Using XTAL1:

Mode 0: 
$$\frac{\text{Baud}}{\text{Rate}} = \frac{\text{XTAL1 frequency}}{4^*(B+1)}; B \neq 0$$
Others: 
$$\frac{\text{Baud}}{\text{Rate}} = \frac{\text{XTAL1 frequency}}{64^*(B+1)}$$
Using T2CLK:
$$\frac{\text{Mode 0: Baud}}{\text{Rate}} = \frac{\text{T2CLK frequency}}{B}; B \neq 0$$
Others: 
$$\frac{\text{Baud}}{\text{Rate}} = \frac{\text{T2CLK frequency}}{16^*B}; B \neq 0$$

Note that B cannot equal 0, except when using XTAL1 in other than mode 0.

Common baud rate values, using XTAL1 at 12MHz, are shown below.

Baud Rate	Baud Register	Value
	Mode 0	Others
9600	8138H	8014H
4800	8271H	8027H
2400	84E2H	804EH
1200	89C4H	809CH
300	A710H	8271H

The maximum asynchronous baud rate is 187.5 Kbaud, with a 12MHz clock.




Figure 2-27. Serial Port Control/Status Register

There are five 8-bit I/O ports on the 8096. Some of these ports are input only, some output only, some bidirectional and some have alternate functions. Input ports connect to the internal bus through an input buffer. Output ports connect through an output buffer to an internal register that holds the output bits. Bidirectional ports consist of an internal register, an output buffer, and an input buffer.

When an instruction accesses a bidirectional port as a source register, the question often arises as to whether the value that is brought into the CPU comes from the internal port register or from the port pins through the input buffer. In the 8096, the value always comes from the port pins, never from the internal register.

### 2.12.1. Port 0 w resear 0 temps tomas I tart stoll

Port 0 is an input only port which shares its pins with the analog inputs to the A/D Converter. One can read Port 0 digitally, and/or, by writing the appropriate control bits to the A/D Command Register, select one of the lines of this port to be the input to the A/D Converter.

#### 2.12.2. Port 1

Port 1 is a quasi-bidirectional I/O port. "Quasi-bidirectional" means the port pin has a weak internal pullup that is always active and an internal pulldown which can either be on (to output a 0) or off (to output a 1). If the internal pulldown is left off (by writing a 1 to the pin), the pin's logic level can be controlled by an external pulldown which can either be on (to input a 0) or off (to input a 1). From the user's point of view the main distinction is that a quasi-bidirectional input will source current while being externally held low and will pull itself high if left alone.

In parallel with the weak internal pullup, is a much stronger internal pullup that is activated for one state time when the pin is internally driven from 0 to 1. This is done to speed up the 0-to-1 transition time. See also Sections 3.7.1 and 4.2.2.

Port 2 is a multi-functional port. Six of its pins are shared with other functions in the 8096, as shown below.

Port Function					
P2.0	output	TXD (serial port transmit)			
P2.1	input	RXD (serial port receive)	PROOF TO ANA		
P2.2	input	EXTINT (external interrupt)	IOC1.1 and ad a		
P2.3	input	T2CLK (Timer 2 input)	IOC0.7		
P2.4	input	T2RST (Timer 2 reset)	IOC0.5 has of		
P2.5	output	PWM (pulse-width modulation)	IOC1.0 noM .8		
P2.6	quas	i-bidirectional	m lis m sots bu		
P2.7	quas	i-bidirectional	ts register rid-d/		

#### 2.12.4. Ports 3 and 4 / AD 0-15

These pins have two functions. They are either bidirectional ports with open-drain outputs or System Bus pins which the memory controller uses when it is accessing off-chip memory. If the  $\overline{EA}$  line is low, the pins always act as the System Bus. Otherwise they act as bus pins only during a memory access. If these pins are being used as ports and bus pins, ones must be written to them prior to bus operations.

Strong internal pullups are used during external memory read or write cycles when the pins are used as address or data outputs. At any other time, the internal pullups are




Figure 2-28. I/O Control Register 0 (IOC0)

disabled. The port pins and their system bus functions are shown below:

Port Pin	System Bus Function
P3.0	ADO THE THE PARTY IA
P3.1	ADIATE STATES
P3.2	AD2 TREMENT STORE
P3.3	AD3 TE THERENE ST.
P3.4	АД4 та тивалио ад
P3.5	
P3.6	ADS ON NO LEG OF
P3.7	JUN CIADT DON ONCJON
P4.0	AD8
P4.1	AD90) 0 refeles
P4.2	AD10
P4.3	AD11
P4.4	AD12
P4.5	AD13
P4.6	AD14
P4.7	AD15

#### 2.13. STATUS AND CONTROL REGISTERS

#### 2.13.1. I/O Control Registers

There are two I/O Control registers, IOC0 and IOC1. IOC0 controls Timer 2 and the HSI lines. IOC1 controls some pin functions, interrupt sources and 2 HSO pins.

Whenever input lines are switched between two sources, or enabled, it is possible to generate transitions on these lines. This could cause problems with respect to edge sensitive lines such as the HSI lines, Interrupt line, and Timer 2 control lines.

#### 2.13.2. I/O Control Register 0 (IOC0)

IOC0 is located at 0015H. The four HSI lines can be enabled or disabled to the HSI unit by setting or clearing bits in IOC0. Timer 2 functions including clock and reset sources are also determined by IOC0. The control bit locations are shown in Figure 2-28.

#### 2.13.3. I/O Control Register 1 (IOC1)

IOC1 is used to select some pin functions and enable or disable some interrupt sources. Its location is 0016H. Port pin P2.5 can be selected to be the PWM output instead of a standard output. The external interrupt source can be selected to be either EXTINT (same pin as P2.2) or Analog Channel 7 (ACH7, same pin as P0.7). Timer 1 and Timer 2 overflow interrupts can be individually enabled or disabled. The HSI interrupt can be selected to activate either when there is 1 FIFO entry or 7. Port pin P2.0 can be selected to be the TXD output. HSO.4 and HSO.5 can be enabled or disabled to the HSO unit. More information on interrupts is available in section 2.5. The positions of the IOC1 control bits are shown in Figure 2-29.

#### 2.13.4. I/O Status Register 0 (IOS0)

There are two I/O Status registers, IOSO and IOS1. IOSO, located at 0015H, holds the current status of the HSO lines and CAM. The status bits of IOSO are shown in Figure 2-30.

#### 2.13.5. I/O Status Register 1 (IOS1)


IOS1 is located at 0016H. It contains status bits for the timers and the HSI. Every access of this register clears all of the timer overflow and timer expired bits. It is, therefore, important to first store the byte in a temporary location before attempting to test any bit unless only one bit will ever be of importance to the program. The status bits of IOS1 are shown in Figure 2-31.

### 2.14. WATCHDOG TIMER (WDT)

This feature is provided as a means of graceful recovery from a software upset. Once the watchdog is initialized, if the software fails to reset the watchdog at least every 64K state times, a hardware reset will be initiated.

The watchdog is initialized by the first write of the clear WDT code to the WDT register. Once the watchdog is initialized it cannot be disabled by software. On reset the watchdog is not active.

The 8096BH has improved resistance to noise on the watchdog enable bit. See Chapter 5.



lead to be saling a gallinging to Figure 2-29. I/O Control Register 1 (IOC1) and dead of blanch good place and




Figure 2-30. I/O Status Register 0 (IOS0)




Figure 2-31. HSIO Status Register 1 (IOS1)

The software can be designed so that the watchdog times out if the program does not progress properly. The watchdog will also time-out if the software error was due to ESD (Electrostatic Discharge) or other hardware related problems. This prevents the controller from having a malfunction for longer than 16 mS if a 12 MHz oscillator is used.

The watchdog timer is a 16-bit counter which is incremented every state time. When it overflows it pulls down the RESET pin for at least two state times, resetting the 8096 and any other chips connected to the reset line. To prevent the timer from overflowing and resetting the system, it must be cleared periodically. Clearing the timer is done by writing a "01EH" followed by an "0E1H" to the WDT register at location 000AH.

Use of a large reset capacitor on the RESET pin will increase the length of time required for a watchdog initiated reset. This is because the capacitor will keep the RESET pin from responding immediately to the internal pull-ups and pull-downs. A large capacitor on the RESET pin may also interfere with the reset of other parts connected to the RESET pin. Under some circumstances, it may be desirable to use an open collector circuit. See section 4.4.

#### 2.14.1. Disabling The Watchdog

The watchdog should be disabled by software not initial-

izing it. If this is not possible, such as during program development, the watchdog can be disabled by holding the RESET pin at 2.0 to 2.5 volts. Voltages over 2.5 volts on the pin could quickly damage the part. Even at 2.5 volts, using this technique for other than debugging purposes is not recommended, as it may effect long term reliability. It is further recommended that any part used in this way for more than several seconds, not be used in production versions of products.

#### 2.15. **RESET**

#### 2.15.1. Reset Signal

As with all processors, the 8096 must be reset each time the power is turned on. To complete a reset, the  $\overline{RESET}$  pin must be held active (low) for at least 2 state times after VCC, the oscillator, and the back bias generator have stabilized ( $\sim 1.0$  milliseconds). Then when  $\overline{RESET}$  is brought high again, the 8096 executes a reset sequence that takes 10 state times. (It initializes some registers, clears the PSW and jumps to address 2080H.) The reset sequence on the 8096BH is slightly different, see Chapter 5.

The 8096 can be reset using a capacitor, 1-shot, or any other method capable of providing a pulse of at least 2

state times longer than required for VCC and the oscillator to stabilize. Whymen harrestes of tootho langue and W

For best functionality, it is suggested that the reset pin be pulled low with an open collector device. In this way, several reset sources can be wire ored together. Remember, the RESET pin itself can be a reset source (see section 2.14). Details of hardware suggestions for reset can be found in section 4.4. To seed any accessed variables (190)

#### 2.15.2. Reset Status

The I/O lines and control lines of the 8096 will be in their reset state within 2 state times after reset is low, with VCC and the oscillator stabilized. Prior to that time, the status of the I/O lines is indeterminate. After the 10 state time reset sequence, the Special Function Registers will be set as follows: 0.6.3 notices so? quiling lamental draw a and

Register	reset value
Port 1 12H mor. Four HSI 1 troque	11111111B
Port 2	
Port 3	
Port 4	111111111111111111111111111111111111111
PWM Control	00H
Serial Port (Transmit)	undefined
Serial Port (Receive)	undefined
Baud Rate Register	undefined
Serial Port Control	VVVVVVVV
Serial Port Status	
A/D Command	
A/D Result	undefined
Interrupt Pending	undefined
Interrupt Mask	00000000B
Timer 1	0000H
Timer 2	
Watchdog Timer	0000H
HSI Mode	1111111111
HSI Status	undefined
IOS0	00000000B
IOS1	00000000B
IOC0	X0X0X0X0B
LOC1 as 19 to any IIA . Frog I	X0X0XXX1B
HSI FIFO	empty
HSO CAM	empty
HSO lines	000000B
PSW	0000H
Stack Pointer	undefined
Program Counter	2080H

Other conditions following a reset are:

netron Pin	reset value
RD WR 8 11 4 ALE BHE INST	high high low low high

It is important to note that the Stack Pointer and Interrupt Pending Register are undefined, and need to be initialized in software. The Interrupts are disabled by both the mask register and PSW.9 after a reset.

#### 2.15.3. Reset Sync Mode

The RESET line can be used to start the 8096 at an exact state time to provide for synchronization of test equipment and multiple chip systems. RESET is active low. To synchronize parts, RESET is brought high on the rising edge of XTAL1. Complete details on synchronizing parts can be found in section 4.1.5.

It is very possible that parts which start in sync may not stay that way. The best example of this would be when a "jump on I/O bit" is being used to hold the processor in a loop. If the line changes during the time it is being tested, one processor may see it as a one, while the other sees it as a zero. The result is that one processor will do an extra loop, thus putting it several states out of sync with the other.

### 2.16. PIN DESCRIPTION

On the 48-pin part the following pins are not bonded out: Port1, Port0 (Analog In) bits 0-3, T2CLK (P2.3), T2RST (P2.4), P2.6, P2.7, CLKOUT, INST, NMI, TEST (BUS-WIDTH on 8096BH).

See the 8096BH data sheet for pin descriptions of that series of parts.

Input for methody solect (External Access), EA = 1-cineses memory accesses to locations 2000H through 345 **33V** Main supply voltage (5V).

Digital circuit ground (0V). There are two VSS pins, both must be tied to ground.

RAM standby supply voltage (5V). This voltage must be present during normal operation. See section 2.4.2 and 4.

Reference voltage and power supply for the analog portion of the A/D converter. Nominally at 5 volts. See section 2.9.1 and 4.

#### ANGND

Reference ground for the A/D converter. Should be held at nominally the same potential as VSS. See section 2.9.1 and 4.

### VBB

Substrate voltage from the on-chip back-bias generator. This pin should be connected to ANGND through a 0.01 uf capacitor (and not connected to anything else). The capacitor is not required if the A/D converter is not being used and the pin should be left floating.

Input of the oscillator inverter and input to the internal clock generator. See sections 2.2 and 4.

#### AIALZ

Output of the oscillator inverter. See section 2.2.

## CLKOUT I service at 1722.19 sensores mits de la litera bas

Output of the internal clock generator. The frequency of CLKOUT is ½ the oscillator frequency. It has a 33% duty cycle. CLKOUT can drive one TTL input. See section 2.2.

#### RESET bluew with to slorenze used of I were test water

Reset input to the chip, also output to other circuits. Input low for at least 2 state times to reset the chip. RESET has a strong internal pullup. See section 2.15 and 4.1.

#### TEST to solute later or several states out of the

Input low enables a factory test mode. The user should tie this pin to VCC for normal operation.

#### NMI

A low to high transition causes a vector to *external* memory location 0000H. Reserved for use in Intel Development systems.

#### THE A PER PET CLEOUT INST. NM. TEST TENI

Output high while the address is valid during an external read indicates the read is an instruction fetch. See section 2.3.6 and 4.6.

#### EA

Input for memory select (External Access).  $\overline{EA}=1$  causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM.  $\overline{EA}=0$  causes accesses to these locations to be directed to off-chip memory.  $\overline{EA}$  has an internal pulldown, so it goes to 0 unless driven to 1. See section 2.3.3.

#### ALE

Address Latch Enable output. ALE is activated only during external memory accesses. It is used to latch the address from the multiplexed address/data bus. See section 2.3.5 and 4.6.

#### Reference voltage and power supply for the analog pol DR

Read signal output to external memory.  $\overline{RD}$  is activated only during external memory reads. See section 2.3.5 and 4.6.

#### WR rose pin this 3.19 not berimper and reginel semil elect

Write signal output to external memory.  $\overline{WR}$  is activated only during external memory writes. See section 2.3.6 and 4.6.

#### ber, the RESET pin itself can be a reset source (see s 3HB

Bus High Enable signal output to external memory. BHE (0/1) selects/deselects the bank of memory that is connected to the high byte of the data bus. See section 2.3.5 and 4.6.

#### READY ... and the or old bearings so that am all lose of the

The READY input is used to lengthen external memory bus cycles up to the time specified in the data sheet. It has a weak internal pullup. See section 2.3.6 and 4.6.

## HSI Waley Team

High impedance inputs to HSI Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit. See section 2.7.

### HSO

Outputs from HSO Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit. All HSO pins are capable of driving one TTL input. See section 2.8.

#### PORT 0/ANALOG CHANNEL

High impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. See sections 2.9 and 2.12.1.

#### PORT 1

Quasi-bidirectional I/O port. All pins of P1 are capable of driving one LS TTL input. See section 2.12.2.

#### PORT 2

Multi-functional port. Six of its pins are shared with other functions in the 8096, as shown below.

Port 998	Function	Alternate Function	Reference section		
P2.0	output	TXD (serial port transmit)	2.11.3		
P2.1	input	RXD (serial port receive)	2.11.3		
P2.2	input	EXTINT (external interrupt)	2.5		
P2.3	input	T2CLK (Timer 2 input)	2.6.2		
P2.4	input	T2RST (Timer 2 reset)	2.6.2		
P2.5	output	PWM (pulse-width modulator)	2.10		
P2.6	quasi-bidirectional	Stack Pointer and Internets	ad toot aton at thettened		
P2.7	quasi-bidirectional		dan Register are underland		

The multi-functional inputs are high impedance. See section 2.12.3.

#### PORTS 3 AND 4 / AD 0-15

These pins are shared between two 8-bit I/O ports and the multiplexed address/data bus. They are open drain except when being used as system bus pins. See section 2.3.5.

#### 2.17. PIN LIST WOOD golden and

The following is a list of pins in alphabetical order. Where a pin has two names it has been listed under both names, except for the system bus pins, AD0-AD15, which are listed under Port 3 and Port 4.

Name	68-Pin PLCC	68-Pin PGA	48-Pin DIP
ACH0/P0.0	6	4	
ACH1/P0.1	5	5	
ACH2/P0 2	7	3	_
ACH3/P0.3	808409 to	6	25-
ACH4/P0.4	11	67	43
ACH5/P0.5	10	68	42
ACH6/P0.6	8	2	40
ACH7/P0.7	9	1	41
ALE	62	16	34
ANGND	12	66	44
BHE YEMA DI	41 .88	37	15
CLKOUT	65	13	_
EA	2	8	39
EXTINT/P2.2	15	63	47
HSI.0	24	54	3
HSI.1	25	53	4
HSI.2/HSO.4	26	52	5
HSI.3/HSO.5	27	51	6
HSO.0	28	50	7
HSO.1	29	49	8
HSO.2	34	44	9
HSO.3	35	43	10
HSO.4/HSI.2	26	52	5
HSO.5/HSI.3	27	51	6
INST	63	15	_
NMI	3	7	- 18/20
PWM/P2.5	39	39	13
P0.0/ACH0	6	4	no own
P0.1/ACH1	5	5	apis H
P0.2/ACH2	749310	3	_0100
P0.3/ACH3	4	6	-
P0.4/ACH4	11	67	43
P0.5/ACH5	10	68	42
P0.6/ACH6	8	2	40
P0.7/ACH7	9	1	41
P1.0	19	59	-

Name	68-Pin PLCC	68-Pin PGA	48-Pin DIP
P1.1	20	58	Control of
P1.2	21	57	the three pa
P1.3	22	56	a yhlagoit
P1.3	23	55	rotaes nas
P1.5	30	48	
P1.6	31	47	
P1.7 19 194183 14 C	32	1	RIGKT-
P2.0/TXD	18	60	
P2 1/RXD	17	61	1
DO OFFICE VALUE	15	12 10	17
P2.2/EXTINT P2.3/T2CLK	44	1 000	4/
P2.4/T2RST	42		an I
D2 5/DWA	39	30	BH 12
Do (	33	E-10 93	
P2.6 939 8155	The state of the s	45	
	38		and the same of th
P3.0/AD0	60	10	32
P3.1/AD1	59	19	
P3.2/AD2	58	Annual Control of the	30
F3.3/AD3	57	21	47
P3.4/AD4	56	22	40
P3.5/AD5	55		27
P3.6/AD6	54		26
P3.7/AD7	53	43	25
P4.0/AD8	52	26	24
P4.1/AD9	51	27	23
P4.2/AD10	50	28	22
P4.3/AD11	49	29	21
P4.4/AD12	48	30	20
P4.5/AD13	47	31	19
P4.6/AD14	46	32	18
P4.7/AD15	45	33	17
RD	61	17	33
READY	43	35	16
RESET	16	62	48
RXD/P2.1	17	61	1
TEST	64	14	_
TXD/P2.0	18	60	2
T2CLK/P2.3	4.4	34	_
T2RST/P2.4	42	36	_
VBB	37	41	12
	aments	9	38
	14	64	46
	13	65	45
VSS SE DES	68	10	11
VSS	36	42	37
WR	40	38	14
XTAL1	67	11	36
VTAL2	66	12	35
ATALZ	00	12	33

The Following pins are not bonded out in the 48-pin package:

P1.0 through P1.7, P0.0 through P0.3, P2.3, P2.4, P2.6, P2.7 CLKOUT, INST, NMI, TEST, T2CLK(P2.3), T2RST(P2.4).

#### 2.18. PACKAGE PIN-OUTS

Figures 2-32, 2-33, and 2-34 show the pin placements for the three packages. The mapping of pin numbers to functionality is different for each part so that the pin numbers can conform to JEDEC standards. The die in the PGA

RESET RXD/P2.1 48 EXTINT P2.2 TXD/P2 0 VPD HS10 03 = **1** 46 VREF HSI1 **3** 45 ANGND HSI2/HSO4 **44** ACH4/P0.4 HSI3/HSO5 **43** HSO0 1 42 ACH5/PO.5 HSO1 □ 41 ACH7/P0.7 HSO2 **40** ACH6/P0.6 HSO3 10 [ 39 FA MCS8-VSS 11 = VCC 96 VBB 12 [ 37 36 VSS **48 PIN** XTAL1 PWM/P2.5 13 🗆 DIP 36 35 34 33 32 31 30 WR 14 XTAL2 ALE TAME BHE 15 □ READY 16 AD15/P4.7 17 [ AD0/P3.0 AD14/P4.6 18 AD1/P3.1 AD13/P4.5 19 AD2/P3.2 29 28 27 AD12/P4.4 AD3/P3.3 AD11/P4.3 21 [ AD4/P3.4 AD10/P4.2 AD5/P3.5 **26** AD9/P4.1 23 🗆 AD6/P3.6 AD8/P4.0 24 [ □ 25 AD7/P3.7

Figure 2-32. 48-Pin Package

package is mounted upside-down relative to the other packages, so the pin functions run clockwise instead of counter-clockwise. This was done to provide better thermal transfer properties in the PGA. Because of this mirror imaging, a PGA mounted on the bottom of the board can be used to prototype a PLCC design.

										7.5
	17317	tical	edari							(o)
sman dis	17	15	13	11	9	7	5	3	owl	888
18	19	16	14	12	10	8	6	4	2	68
20	21				n 4.	d Po			67	66
22	23			М	CS®	-96			65	64
24	25				8-P	IN RRA	~		63	62
26	27		98	uni	U A	nne	11		61	60
20	21								01	
28	20			TC	PV	IEW				
20	23		10	okir	na D	own	on		59	20
30	31					nt S			57	56
	1									CHO
- 32	33			of F	CB	oard	1.		55	54
										LAND
34	36	38	40	42	44	46	48			52
	35	37	39	41		45		49	51	ADHI
					19					

Figure 2-33. Pin Grid Array




Figure 2-34. 68-Pin Package (PLCC — Top View)

MCS®-96 Software Design Information

C

# CHAPTER 3 MCS®-96 SOFTWARE DESIGN INFORMATION

## 3.0. INTRODUCTION and the sale of the sale

This section provides information which will primarily interest those who must write programs to execute in the 8096. Several other sources of information are currently available which will also be of interest:

MCS®-96 MACRO ASSEMBLER USER'S GUIDE Order Number 122048-001

MCS-96 UTILITIES USER'S GUIDE Order Number 122049-001

## MCS-96 MACRO ASSEMBLER AND UTILITIES POCKET REFERENCE

Order Number 122050-001

Throughout this chapter short segments of code are used to illustrate the operation of the device. For these sections it has been assumed that a set of temporary registers have been predeclared. The names of these registers have been chosen as follows:

AX, BX, CX, and DX are 16 bit registers.

AL is the low byte of AX, AH is the high byte.

BL is the low byte of BX

CL is the low byte of CX

DL is the low byte of DX

These are the same as the names for the general data registers used in 8086. It is important to note, however, that in the 8096, these are not dedicated registers but merely the symbolic names assigned by the programmer to an eight byte region within onboard register file.

#### 3.1. OPERAND TYPES

The MCS®-96 architecture provides support for a variety of data types which are likely to be useful in a control application. In the discussion of these operand types that follows, the names adopted by the PLM-96 programming language will be used where appropriate. To avoid confusion the name of an operand type will be capitalized. A "BYTE" is an unsigned eight bit variable; a "byte" is an eight bit unit of data of any type.

#### 3.1.1. Bytes

BYTES are unsigned 8-bit variables which can take on the values between 0 and 255. Arithmetic and relational operators can be applied to BYTE operands but the result must be interpreted in modulo 256 arithmetic. Logical operations on BYTES are applied bitwise. Bits within BYTES are labeled from 0 to 7 with 0 being the least significant bit. There are no alignment restrictions for BYTES so they may be placed anywhere in the MCS-96 address space.

#### 3.1.2. Words

WORDS are unsigned 16-bit variables which can take on the values between 0 and 65535. Arithmetic and relational operators can be applied to WORD operands but the result must be interpreted modulo 65536. Logical operations on WORDS are applied bitwise. Bits within words are labeled from 0 to 15 with 0 being the least significant bit. WORDS must be aligned at even byte boundaries in the MCS-96 address space. The least significant byte of the WORD is in the even byte address and the most significant byte is in the next higher (odd) address. The address of a word is the addresse of its least significant byte. Word operations to odd addresses are not guaranteed to operate in a consistent manner.

#### 3.1.3. Short-Integers

SHORT-INTEGERS are 8-bit signed variables which can take on the values between -128 and +127. Arithmetic operations which generate results outside of the range of a SHORT-INTEGER will set the overflow indicators in the program status word. The actual numeric result returned will be the same as the equivalent operation on BYTE variables. There are no alignment restrictions on SHORT-INTEGERS so they may be placed anywhere in the MCS-96 address space.

#### 3.1.4. Integers

INTEGERS are 16-bit signed variables which can take on the values between -32,768 and 32,767. Arithmetic operations which generate results outside of the range of an INTEGER will set the overflow indicators in the program status word. The actual numeric result returned will be the same as the equivalent operation on WORD variables. INTEGERS conform to the same alignment and addressing rules as do WORDS.

#### 3.1.5. Bits

BITS are single-bit operands which can take on the Boolean values of true and false. In addition to the normal support for bits as components of BYTE and WORD operands, the 8096 provides for the direct testing of any bit in the internal register file. The MCS-96 architecture requires that bits be addressed as components of BYTES or WORDS, it does not support the direct addressing of bits that can occur in the MCS-51 architecture.

#### 3.1.6. Double-Words

DOUBLE-WORDS are unsigned 32-bit variables which can take on the values between 0 and 4,294,967,295. The MCS-96 architecture provides direct support for this operand type only for shifts and as the dividend in a 32 by 16 divide and the product of a 16 by 16 multiply. For these operations a DOUBLE-WORD variable must reside in the on-board register file of the 8096 and be aligned at an address which is evenly divisible by 4. A DOUBLE-WORD operand is addressed by the address of its least significant byte. DOUBLE-WORD operations which are not directly supported can be easily implemented with two WORD operations. For consistency with INTEL provided software the user should adopt the conventions for addressing DOUBLE-WORD operands which are discussed in section 3.5.

MCS®-96 SOFTWARE DESIGN INFORMATION

#### 3.1.7. Long-Integers

LONG-INTEGERS are 32-bit signed variables which can take on the values between -2,147,483,648 and 2,147,483,647. The MCS-96 architecture provides direct support for this data type only for shifts and as the dividend in a 32 by 16 divide and the product of a 16 by 16 multiply.

LONG-INTEGERS can also be normalized. For these operations a LONG-INTEGER variable must reside in the onboard register file of the 8096 and be aligned at an

#### 3.2. OPERAND ADDRESSING

Operands are accessed within the address space of the 8096 with one of six basic addressing modes. Some of the details of how these addressing modes work are hidden by the assembly language. If the programmer is to take full advantage of the architecture, it is important that these details be understood. This section will describe the addressing modes as they are handled by the hardware. At the end of this section the addressing modes will be de-

### 3.2.1. Register-direct References

The register-direct mode is used to directly access a register from the 256 byte on-board register file. The register is selected by an 8-bit field within the instruction and

address which is evenly divisible by 4. A LONG-INTEGER is addressed by the address of its least significant byte.

LONG-INTEGER operations which are not directly supported can be easily implemented with two INTEGER operations. For consistency with Intel provided software, the user should adopt the conventions for addressing LONG operands which are discussed in section 3.5.

scribed as they are seen through the assembly language. The six basic addressing modes which will be described are termed register-direct, indirect, indirect with auto-increment, immediate, short-indexed, and long-indexed. Several other useful addressing operations can be achieved by combining these basic addressing modes with specific registers such as the ZERO register or the stack pointer.

register address must conform to the alignment rules for the operand type. Depending on the instruction, up to three registers can take part in the calculation.

AX, BX, CX, and DX are 16 bit registers.

Examples ADD	AX,BX,CX	ese are the same as the names for the general AX:=BX+CX := BX+CX
MUL	AX,BX	raters used in 8086. It is important to note, ho XB*XA =: XA; c set
INCB	SERS confolo to	at in the 80%, these are not dedicated registers #al2=:12; TEC

### 3.2.2. Indirect References

The indirect mode is used to access an operand by placing its address in a WORD variable in the register file. The calculated address must conform to the alignment rules for the operand type. Note that the indirect address can refer to an operand anywhere within the address space of

the 8096, including the register file. The register which contains the indirect address is selected by an eight bit field within the instruction. An instruction can contain only one indirect reference and the remaining operands of the instruction (if any) must be register-direct references.

direct addressing of	s used where appropriate. To avoid con- or WORDS, it does not support the
	of an operand type will be capitalized. bits that can occur in the ladman.
	LD AX,[AX] ; AX:=MEM _ WORD(AX)
	ADDB AL,BL,[CX]; AL: = $BL + MEM = BYTE(CX)$
	POP $[AX]$ ; $MEM \perp WORD(AX) := MEM \perp WORD(SP)$ ; $SP := SP + 2$

#### 3.2.3. Indirect with Auto-increment References

This addressing mode is the same as the indirect mode except that the WORD variable which contains the indirect address is incremented *after* it is used to address the operand. If the instruction operates on BYTES or SHORT-

INTEGERS the indirect address variable will be incremented by one, if the instruction operates on WORDS or INTEGERS the indirect address able will be incremented by two.

	: AX: = MEM WORD(BX); BX: = BX + 2 ; AL: = AL + BL + MEM BYTE(CX); CX: = CX + 1
PUSH [AX]+	; SP: = SP - 2;
OOUBLE-WORD operands	; MEM _ WORD(SP): = MEM _ WORD(AX) ; AX: = AX + 2

#### 3.2.4. Immediate References

sed, if it cannot be

This addressing mode allows an operand to be taken directly from a field in the instruction. For operations on BYTE or SHORT-INTEGER operands this field is eight bits wide, for operations on WORD or INTEGER oper-

3.2.9. Assembly Language Addressing Modes ands the field is 16 bits wide. An instruction can contain only one immediate reference and the remaining operand(s) must be register-direct references.

the ZERO register depending on where the operand is in

#### Examples

ADD AX, #340 ; AX = AX + 340

PUSH #1234H : SP: = SP - 2: MEM \_ WORD(SP): = 1234H DIVB AX,#10 ; AL: = AX/10: AH: = AX MOD 10

#### 3.2.5. Short-indexed References

In this addressing mode an eight bit field in the instruction selects a WORD variable in the register file which is assumed to contain an address. A second eight bit field in the instruction stream is sign-extended and summed with the WORD variable to form the address of the operand which will take part in the calculation. Since the eight bit field is sign-extended the effective address can be up to 128 bytes before the address in the WORD variable and up to 127 bytes after it. An instruction can contain only one short-indexed reference and the remaining operand(s) must be register-direct references.

3-1. The informatid

#### **Examples**

AX,12[BX];  $AX:=MEM \perp WORD(BX+12)$ 

MULB AX,BL,3[CX];  $AX:=BL*MEM\_BYTE(CX+3)$ 

#### 3.2.6. Long-indexed References

to indicate that the op-

is outside the range that

te the state of the

This addressing mode is like the short-indexed mode except that a 16-bit field is taken from the instruction and added to the WORD variable to form the address of the operand. No sign extension is necessary. An instruction can contain only one long-indexed reference and the remaining operand(s) must to register-direct references.

#### Examples

AND AX,BX,TABLE[CX]; AX:=BX AND  $MEM \_ WORD(TABLE+CX)$ 

ST AX, TABLE[BX] : MEM \_ WORD(TABLE + BX) := AX
ADDB AL, BL, LOOKUP[CX] : AL: = BL + MEM \_ BYTE(LOOKUP + CX)

#### 3.2.7. ZERO Register Addressing

The first two bytes in the register file are fixed at zero by the 8096 hardware. In addition to providing a fixed source of the constant zero for calculations and comparisons, this register can be used as the WORD variable in a long-

indexed reference. This combination of register selection and address mode allows any location in memory to be addressed directly. As a language and of guildrands abaseng abled. Further information on the interrupt structure of the

3.3.2. Condition Place

catire audijele precision calculation.

N. The N (Negative) fine is

#### Examples

ADD AX,1234[0];  $AX := AX + MEM \_ WORD(1234)$ 

enifician bit of the ALU POP 5678[0] ; MEM \_ WORD(5678): = MEM \_ WORD(SP)

; SP:=SP+2

#### 3.2.8. Stack Pointer Register Addressing

The system stack pointer in the 8096 can be accessed as register 18H of the internal register file. In addition to providing for convenient manipulation of the stack pointer. this also facilitates the accessing of operands in the stack. The top of the stack, for example, can be accessed by

using the stack pointer as the WORD variable in an indirect reference. In a similar fashion, the stack pointer can be used in the short-indexed mode to access data within the stack. To provide of anonoused EUZ box CEIA of diw

#### Examples

AX: + CL\*DL

; DUPLICATE TOP \_ OF \_ STACK PUSH

AX,2[SP];  $AX:=NEXT_TO_TOP$ 

#### 5.2.9. Assembly Language Addressing Modes

The 8096 assembly language simplifies the choice of addressing modes to be used in several respects:

Direct Addressing. The assembly language will choose between register-direct addressing and long-indexed with the ZERO register depending on where the operand is in memory. The user can simply refer to an operand by its symbolic name; if the operand is in the register file, a register-direct reference will be used, if the operand is elsewhere in memory, a long-indexed reference will be generated.

## 3.3 PROGRAM STATUS WORD

The program status word (PSW) is a collection of Boolean flags which retain information concerning the state of the user's program. The format of the PSW is shown in figure 3-1. The information in the PSW can be broken down into

Indexed Addressing. The assembly language will choose between short and long indexing depending on the value of the index expression. If the value can be expressed in eight bits then short indexing will be used, if it cannot be expressed in eight bits then long indexing will be used.

The use of these features of the assembly language simplifies the programming task and should be used wherever possible.

two basic categories; interrupt control and condition flags. The PSW can be saved in the system stack with a single operation (PUSHF) and restored in a like manner (POPF).

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Z	N	V	VT	C	_	I	ST		<in< td=""><td>terr</td><td>upt ]</td><td>Mas</td><td>k R</td><td>eg&gt;</td><td></td></in<>	terr	upt ]	Mas	k R	eg>	

Figure 3-1. PSW Register

3.3.1. Interrupt Flags

The lower eight bits of the PSW are used to individually mask the various sources of interrupt to the 8096. A logical 'l' in these bit positions enables the servicing of the corresponding interrupt. These mask bits can be accessed as an eight bit byte (INT\_MASK — address 8) in the onboard register file. Bit 9 in the PSW is the global interrupt enable. If this bit is cleared then all interrupts will be locked out except for the Non Maskable Interrupt (NMI). Note that the various interrupts are collected in the INT \_ PENDING register even if they are locked out. Execution of the corresponding service routines will procede according to their priority when they become enabled. Further information on the interrupt structure of the 8096 can be found in sections 2.5 and 3.6.

#### 3.3.2. Condition Flags

The remaining bits in the PSW are set as side effects of instruction execution and can be tested by the conditional jump instructions.

Z. The Z (Zero) flag is set to indicate that the operation generated a result equal to zero. For the add-with-carry (ADDC) and subtract-with-borrow (SUBC) operations the Z flag is cleared if the result is non-zero but is never set. These two instructions are normally used in conjunction with the ADD and SUB instructions to perform multiple precision arithmetic. The operation of the Z flag for these instructions leaves it indicating the proper result for the entire multiple precision calculation.

N. The N (Negative) flag is set to indicate that the op-

eration generated a negative result. Note that the N flag will be set to the algebraically correct state even if the calculation overflows.

V. The V (oVerflow) flag is set to indicate that the operation generated a result which is outside the range that can be expressed in the destination data type.

VT. The VT (oVerflow Trap) flag is set whenever the V flag is set but can only be cleared by an instruction which explicitly operates on it such as the CLRVT or JVT instructions. The operation of the VT flag allows for the testing for a possible overflow condition at the end of a sequence of related arithmetic operations. This is normally more efficient than testing the V flag after each instruction.

C. The C (Carry) flag is set to indicate the state of the arithmetic carry from the most significant bit of the ALU for an arithmetic operation or the state of the last bit shifted out of the operand for a shift. Arithmetic Borrow after a subtract operation is the complement of the C flag (i.e. if the operation generated a borrow then C=0).

ST. The ST (STicky bit) set to indicate that during a right shift a 1 has been shifted first into the C flag and then been shifted out. The ST flag is undefined after a multiply operation. The ST flag can be used along with the C flag to control rounding after a right shift. Consider multiplying two eight bit quantities and then scaling the result down to 12 bits:

MULUB AX,CL,DL ; AX:=CL\*DL SHR AX,#4 ; Shift right 4 places

If the C flag is set after the shift it indicates that the bits performs a 32 bit addition, and the sequence shifted off the end of operand were greater-than or equalto one half the least significant bit (LSB) of the result. If the C flag is clear after the shift it indicates that the bits shifted off the end of the operand were less than half the LSB of the result. Without the ST flag, the rounding decision must be made on the basis of this information alone. (Normally the result would be rounded up if the C flag is set.) The ST flag allows a finer resolution in the rounding decision:

C ST	Value of the bits shifted off
200	Value = 0
0 1	0 < Value < ½ LSB
10	Value = ½ LSB
1 1	Value > ½ LSB

Figure 3-2. Rounding Alternatives

Imprecise rounding can be a major source of error in a numerical calculation; use of the ST flag improves the options available to the programmer.

#### 3.4 INSTRUCTION SET

The MCS-96 instruction set contains a full set of arithmetic and logical operations for the 8-bit data types BYTE and SHORT INTEGER and for the 16-bit data types WORD and INTEGER. The DOUBLE-WORD and LONG data types (32 bits) are supported for the products of 16 by 16 multiplies and the dividends of 32 by 16 divides and for shift operations. The remaining operations on 32 bit variables can be implemented by combinations of 16 bit operations. As an example the sequence:

ADD	AX,CX
ADDC	BX,DX

AX,CX SUB BX,DX SUBC

performs a 32 bit subtraction. Operations on REAL (i.e. floating point) variables are not supported directly by the hardware but are supported by the floating point library for the 8096 (FPAL-96) which implements a single precision subset of the proposed IEEE standard for floating point operations. The performance of this software is significantly improved by the 8096 NORML instruction which normalizes a 32-bit variable and by the existence of the ST flag in the PSW.

In addition to the operations on the various data types, the 8096 supports conversions between these types. LDBZE (load byte zero extended) converts a BYTE to a WORD and LDBSE (load byte sign extended) converts a SHORT-INTEGER into an INTEGER. WORDS can be converted to DOUBLE-WORDS by simply clearing the upper WORD of the DOUBLE-WORD (CLR) and IN-TEGERS can be converted to LONGS with the EXT (sign extend) instruction.

The MCS-96 instructions for addition, subtraction, and comparison do not distinguish between unsigned words and signed integers. Conditional jumps are provided to allow the user to treat the results of these operations as either signed or unsigned quantities. As an example, the CMPB (compare byte) instruction is used to compare both signed and unsigned eight bit quantities. A JH (jump if higher) could be used following the compare if unsigned operands were involved or a JGT (jump if greater-than) if signed operands were involved.

Tables 3-1 and 3-2 summarize the operation of each of the instructions and Tables 3-3 and 3-4 give the opcode, byte count, and timing information for each of the instructions. Figure 3-3 is a quick reference guide for programming the 8096.

Table 3-1. Instruction Summary and it flids set to flie be at gall O and M

Mnemonic	Oper-	Operation (Note 1)			FI	ags			Notes
Mnemonic	ands	XG,X8 Daug and add and and and	Z	N	C	V	VT	ST	Notes
ADD/ADDB	2	D ← D + A ed file better the delta	10	1	10	-	1	0.03 1	Infield of
ADD/ADDB	3	D ← B + A	-	1	1	1	1	1 OTTO	maioloni
ADDC/ADDCB	2	$D \leftarrow D + A + C$	1	H	-	10	1	Sire of	d) Legoli
SUB/SUBB	2 1	D C D A d d d a d a d a d a d a d a d a d a d	V	-	0	~	21	set_)	ai gaft
SUB/SUBB	3	D ← B − A	-	10	-	10	1	atoeb	Burbuno
SUBC/SUBCB	2	D ← D − A + C − 1	1	~	-	10	1	_	
CMP/CMPB	2	Dir A a socilemon northw	-	~	1	1	1	-1	CS
MUL/MULU	2	D, D + 2 ← D*A	_	_	-0	- 56	+	?	002
MUL/MULU	3	D, D + 2 ← B * A	212	1-	3 32	lev.	- TT	?	2
MULB/MULUB	2	D, D + 1 ← D * A	_	352	100	-	13V	?	3
MULB/MULUB	100 3 bab	D, D + 1 ← B * A	_	TETO	1-0	-	-	?	3
DIVU no (babasa	0 02 8	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	_	_	-	10	1	_	2
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	(Carrell	3-0	al <del>lor</del> t	10	31	n <del>in</del> i	3
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	_	_	_	?	1		
DIVB	2 2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	RODE	Mist	8.0	?	1	51 <u>(01</u>	enosiqui
AND/ANDB	2	D ← D and A	-	-	0	0	DUBLO	DUID I	a constant
AND/ANDB	3	D ← B and A	1	1	0	0	_	_	
OR/ORB	2	D ← D or A	v	~	0	0	_	_	ETT
XOR/XORB	mu21an	D ← D (excl. or) A	1	-	0	0	1131	MILI	13/11 Pro
LD/LDB	lo2dlin	D ← A of resu add welln	16-75	-	_	_	_	-1-7001	print of
ST/STB	2	A ← D	200	370	-	u <del>ll</del> e	io <del>ita</del> a	ia <del>u (</del> s	pipol be
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$	sb-ri	15-1	n/H-vi	h be	921	BIM	3, 4
LDBZE	0 2 2	D ← A; D + 1 ← 0 doing steb DMO.1 bril	<u>(15)</u>	DW.	LIE!	OCL	201	HEEDE.	3, 4
PUSH	HOTE GIB	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow A$	DONG	100 J	01 130 00 00	andd	70 July 35 Kd0	Day O	asileitho
POP	1.000	A ← (SP); SP ← SP + 2	se <del>zizs</del>	900	(city)	0.151	10/2	o <del>vit</del> a	חונו ספפר
PUSHF	0 0	$SP \leftarrow SP - 2; (SP) \leftarrow PSW;$ $PSW \leftarrow 0000H$ $I \leftarrow 0$	0	0	0	0	0	0	ables car
POPF	100	$PSW \leftarrow (SP); SP \leftarrow SP + 2;  I \leftarrow \nu$	~	-	10	-	10	10	
SJMP	endere)	PC ← PC + 11-bit offset	_	_	XD	DEA.	_	_	5
LJMP	1	PC ← PC + 16-bit offset	_	_	35.50	7/0	_	_	5
BR [indirect]	1	PC ← (A)	_	_	_	_	_	_	
SCALL	1	SP ← SP - 2; (SP) ← PC; PC ← PC + 11-bit offset	-	-	-	-	-	-	5
LCALL	1	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 16$ -bit offset	-	-	-	-	-	-	5
RET	0	PC ← (SP); SP ← SP + 2	_	_	_	_	_	_	16 58
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	_	_	_	_	_	_	5
JC	1	Jump if C = 1		_	_	_	_	_	5
JNC	1	Jump if C = 0	_	_	_	_	_	_	5
JE	1	Jump if $Z = 1$	_		_	_	_		5

<sup>1.</sup> If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.
 D, D + 1 are consecutive BYTES in memory; D is WORD aligned.
 Changes a byte to a word.

<sup>5.</sup> Offset is a 2's complement number.

#### MCS®-96 SOFTWARE DESIGN INFORMATION

**Table 3-2. Instruction Summary** 

Mnemonic	Oper-	Operation (Note 1)		Notes					
USA SUM	ands	TANGENAME TO THE TOTAL OF THE T	Z	N	C	V	VT	ST	140103
SHORT LOISNL	1.01/	Jump if Z = 0 MROM				_	-	_	5
JGE	1	Jump if N = 0	_	_	1	-	-	_	5
JLT	1	Jump if N = 1	_	-	+	_	1-8	_	9 5
JGT	8 1 m	Jump if $N = 0$ and $Z = 0$	#	_	+	34	1 35	-	5
JLE W W S. W	只 1 岁	Jump if $N = 1$ or $Z = 1$	2	193	18		1	_	5
JH 3   3   3   3   3	817	Jump if $C = 1$ and $Z = 0$	9_	70	1 + 7		1-8		5
JNH	1	Jump if $C = 0$ or $Z = 1$			lee-		<u> </u>		5
JV	1	Jump if V = 1	H	-	-		+	_	5
JNV	1	Jump if $V = 0$	-	-	-		-	_	5
JVT	1 0	Jump if VT = 1; Clear VT	-	- 6			0		5
JNVT C 1110	1	Jump if VT = 0; Clear VT		+		-	0	_	5
JST18 0 21W 4	161 6	Jump if ST = 1		0	1	- 40	-1-5		5
JNST	MA S	Jump if ST = 0	AI	1	13	144	1 2		5
JBS A	3	Jump if Specified Bit = 1	1_83	1/4	118	P	113	B	5, 6
JBC/ 2 11/0 A	803	Jump if Specified Bit = 0	20_	4_	17	8	115		5, 6
DJN2 6 ZNC	841 8	$D \leftarrow D - 1$ ; if $D \neq 0$ then	24.1			8			ans
6 6/11 5 7/12	2 7B	PC ← PC + 8-bit offset	75	+	+	-3	1-0	_	88 5
DEC/DECB	821 8	A SA A VIZO - O	"	-	1	10	1	-	SUBB
NEG/NEGB	RAT C	D ← 0 - D	10	~	10	1	1	-	SUBC
INC/INCB	gg1 c	$D \leftarrow D + 1$	1	~	10	1	1	-8	CHUR
EXT	stg 1 . c	$D \leftarrow D; D + 2 \leftarrow Sign(D)$	10	-	0	0	+		2
EXTB	go 1 .	$D \leftarrow D; D + 1 \leftarrow Sign(D)$	10	-	0	0	+		3
NOT/NOTB	1	D ← Logical Not (D)	10	10	0	0	-	_	
CLR/CLRB	1	D ← 0	1	0	0	0	+	-	E 1133-8
SHL/SHLB/SHLL	2	$C \leftarrow \text{msb} \text{lsb} \leftarrow 0$	1	?	1	1	1	-	7
SHR/SHRB/SHRL	2	$0 \to msblsb \to C$	10	?	-	0	-	-	7
SHRA/SHRAB/SHRAL	2	$msb \rightarrow msb lsb \rightarrow C$	1	-	10	0	-	-	7
SETC CANUL C	0	C ← 1 (3/04   F   30   61   F	30	61	1			a	J.1U191
CLRC	0	C C O OLIVE	(5)	67	0	10	1 1 3		TOM
CLRVT \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	VT ← 0	80	GR.		1 (8	0	_	TOM
RST-2 0 82/28 6	00 0	PC ← 2080H	0	0	0	0	0	0	8
6 24/29 7 25/3(D	000	Disable All Interrupts (I ← 0)	9_	22		LG	3 1 8		a TUNG
4 28/32 5 29/3 <b>13</b>	380 E	Enable All Interrupts (I ← 1)	38	25	1	10	8 1 5		DAIG
4 20/24 5 2 9ON	S 09E	PC - PC + 1 & BR 11 &	20	12		L	8 1 8	1	DIVU
SKIRE à dese à	00	PC ← PC + 2	9	20_	-	16	1 5		Via
NORML 6 JMRON	© 2 e	Left shift till msb = 1; D ← shift count	1	?	0	1-0	1-5		av71
TRAP	0	SP ← SP - 2; (SP) ← PC PC ← (2010H)	-	4500c	(a) = 1	10/17/10	1	o Pillo	:2000M

<sup>1.</sup> If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

<sup>5.</sup> Offset is a 2's complement number.6. Specified bit is one of the 2048 bits in the register file.

<sup>7.</sup> The "L" (Long) suffix indicates double-word operation.
8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.

<sup>9.</sup> The assembler will not accept this mnemonic.

Table 3-3. Opcode and State Time Listing

Note Note	17	21 V V	1 4	Lut	5		(1-1	Interi	INDIRECT®					INDEXED®				
2			DIRI	ECT	IM	ME	DIATE	N	ORN	IAL	AU	TO-INC.		SHC	ORT	L	ONG	
8 <u>0</u>	S									0 = V	iti qr	not					30 TJ	
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE®	BYTES	STATE®	OPCODE	BYTES	STATE	BYTES	STATE	
8 -						AF	RITHME	TIC II	IST	RUCTIO	NS	auti -					1150	
ADD	2	64	3	4	65	4	5	66	3	6/11	3	7/12	67	4	6/11	5	7/12	
ADD	3	44	4	5	45	5	6	46	4	7/12	4	8/13	47	5	7/12	6	8/13	
ADDB	2	74	3	4	75	3	4	76	3	6/11	3	7/12	77	4	6/11	5	7/12	
ADDB	3	54	4	5	55	4	5	56	4	7/12	4	8/13	57	5	7/12	6	8/13	
ADDC	2	A4	3	4	A5	4	5	A6	3	6/11	3	7/12	A7	4	6/11	5	7/12	
ADDCB	2	B4	3	4	B5	3	4	B6	3	6/11	3	7/12	B7	4	6/11	5	7/12	
SUB	2	68	3	4	69	4	5	6A	3	6/11	3	7/12	6B	4	6/11	5	7/12	
SUB	3	48	4	5	49	5	6	4A	4	7/12	4	8/13	4B	5	7/12	6	8/13	
SUBB	2	78	3	4	79	3	4	7A	3	6/11	3	7/12	7B	4	6/11	5	7/12	
SUBB	3	58	4	5	59	4	5	5A	4	7/12	4	8/13	5B	5	7/12	6	8/13	
SUBC	2	A8	3	4	A9	4	5	AA	3	6/11	3	7/12	AB	4	6/11	5	7/12	
SUBCB	2	B8	3	4	В9	3	4	BA	3	6/11	3	7/12	BB	4	6/11	5	7/12	
CMP	2	88	3	4	89	4	5	8A	3	6/11	3	7/12	8B	4	6/11	5	7/12	
СМРВ	2	98	3	4	99	3	4	9A	3	6/11	3	7/12	9B	4	6/11	5	7/12	
MULU	2	6C	3	25	6D	4	26	6E	3	27/32	3	28/33	6F	4	27/32	5	28/33	
MULU	3	4C	4	26	4D	5	27	4E	4	28/33	4	29/34	4F	5	28/33	6	29/34	
MULUB	2	7C	3	17	7D	3	17	7E	3	19/24	3	20/25	7F	4	19/24	5	20/25	
MULUB	3	5C	4	18	5D	4	18	5E	4	20/25	4	21/26	5F	5	20/25	6	21/26	
MUL	2	2	4	29	2	5	30	2	4	31/36	4	32/37	2	5	31/36	6	32/37	
MUL	3	2	5	30	2	6	31	2	5	32/37	5	33/38	2	6	32/37	7	33/38	
MULB	2	2	4	21	2	4	21	2	4	23/28	4	24/29	2	5	23/28	6	24/29	
MULB	3	2	5	22	2	5	220	2	5	24/29	5	25/30	2	6	24/29	7	25/30	
DIVU	2	8C	3	25	8D	4	26	8E	3	28/32	3	29/33	8F	4	28/32	5	29/33	
DIVUB	2	9C	3	17_	9D	3	17	9E	3	20/24	-3	21/25	9F	4	20/24	5	21/25	
DIV	2	2	4	29	2	5	30	2	4	32/36	4	33/37	2	5	32/36	6	33/37	
DIVB -	2	2	4	21	2	4	0 /121	2	4	24/28	4	25/29	2	5	24/28	6	25/29	

<sup>(</sup>B) Long indexed and Indirect + instructions have identical opocodes with Short indexed and Indirect modes, respectively. The second byte of instructions using any indirect or indexed addressing mode specifies the exact mode used. If the second byte is even, use Indirect or Short Indexed. If it is odd, use Indirect + or Long indexed. In all cases the second byte of the instruction always specifies an even (word) location for the address referenced.

Number of state times shown for internal/external operands.

② The opcodes for signed multiply and divide are the opcodes for the unsigned functions with an "FE" appended as a prefix. belood a prefix belood as a prefix. belood as a prefix belood as a prefix. belood as a prefix belood as a prefix belood as a prefix.

Table 3-3. Continued

	30	81.71	NO.	nasant at q	100	ME	NATE OF	o builtip	- 11	DIREC	T®	Canka 2 n	equi.	of the	INDEXE	ED®	Lance Control
PCODE	0 1	NWO.	DIRE	CT 30	IIVI	ME	DIATE	N	OR	IAL	AU'	TO-INC.		SHC	PRT	L	ONG
0	S		13	n	3			JI				INE			EG D3		
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	BYTES	STATE	OPCODE	BYTES	STATE	BYTES	STATE®
		is ne	i ii i	is taken.	gmul	f the	LOGICA	L INS	TRU	ICTION	S	ani alyd-E	978 879	oitou	hose instr	r	
AND	2	60	3	4	61	4	5	62	3	6/11	3	7/12	63	4	6/11	5	7/12
AND	3	40	4	5	41	5	6	42	4	7/12	4	8/13	43	5	7/12	6	8/13
ANDB	2	70	3	4	71	3	€ 4	72	3	6/11	3	7/12	73	4	6/11	5	7/12
ANDB	3	50	4	518	51	4	ME 5	52	4	7/12	4	8/13	53	5	87/12	6	8/13
OR	2	80	3	4	81	4	5	82	3	6/11	3	7/12	83	4	6/11	5	7/12
ORB	2	90	3	4	91	3	4	92	3	6/11	3	7/12	93	4	6/11	5	7/12
XOR	2	84	3	4	85	4	5 4	86	3	6/11	3	7/12	87	4	6/11	5	7/12
XORB	2	94	3	4	95	3	4	96	3	6/11	3	7/12	97	4	6/11	5	7/12
,	-					DAT	A TRAN	SFER	INS	TRUCT	TION	S	Frie				
LD	2	A0	3	4	A1	4	5	A2	3	6/11	3	7/12	A3	4	6/11	5	7/12
LDB	2	ВО	3	4	B1	3	4	B2	3	6/11	3	7/12	В3	4	6/11	5	7/12
ST	2	C0	3	4	01	_	81	C2	3	7/11	3	8/12	C3	4	7/11	5	8/12
STB	2	C4	3	4	70	_	3	C6	3	7/11	3	8/12	C7	4	7/11	5	8/12
LDBSE	2	BC	3	4	BD	3	4	BE	3	6/11	3	7/12	BF	4	6/11	5	7/12
LDBZE	2	AC	3	4	AD	3	4	AE	3	6/11	3	7/12	AF	4	6/11	5	7/12
1			5		S	TAC	CK OPE	RATIO	NS	(intern	al st	ack)	1	11			BUSE
PUSH	1	C8	2	8	C9	3	8	CA	2	11/15	2	12/16	СВ	3	11/15	4	12/16
POP	1	CC	2	12		-	0.70	CE	2	14/18	2	14/18	CF	3	14/18	4	14/18
PUSHF	0	F2	1	8	3075	2	MILITER	PLOSE	12	60	hill	OMENN		1	SIO.	122.00	DASTELSA
POPF	0	F3	1	9				12		C)		a miz	-		on.		111
(E) (F)	ENG D	CTEL 1			5	STA	CK OPE	RATIC	NS	(extern	al s	tack)	T		20		gu
PUSH	1	C8	2	12	C9	3	12	CA	2	15/19	2	16/20	СВ	3	15/19	4	16/20
POP	1	CC	2	14		-		CE	2	16/20	2	16/20	CF	3	16/20	4	16/20
PUSHF	0	F2	1	12	8	MO	TOURT	EMI J	DRI	L CON	ASS	198					
POPF	0	F3	1	13	000	0	MONIC	Taken!	23	STAT	1 8	BYTE		100	90 :	TUNC	MEMO

3	I	FA	JUMPS A	ND CALLS		64	213
MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES
LJMP	E7	3	8	LCALL	EF	3	13/16⑤
SJMP	20-27④	2	8	SCALL	28-2F④	2	13/16⑤
BR[]	E3	2	8	RET	F0	1	12/16⑤
Notes:		in the second	200000000000000000000000000000000000000	TRAP3	F7	-x 1	STATISTICS.

Number of state times shown for internal/external operands.

1 Number of state times shown for internal/external operands.

3 The assembler does not accept this mnemonic.

4 The least significant 3 bits of the opcode are concatenated with the following 8 bits to form an 11-bit, 2's complement, offset for the relative call or jump.

5 State times for stack located internal/external.

#### Table 3-4. CONDITIONAL JUMPS

MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE
JC	DB	JE	DF	JGE	D6	JGT	D2
JNC	D3	JNE	D7	JLT	DE	JLE	DA
JH	D9 144	JV	DD	JVT	DC	JST tal	D8
JNH S	DI O	JNV	D5	JNVT	D4	JNST	D0

#### JUMP ON BIT CLEAR OR BIT SET

T	hese instr	uctio	ns are	3-byte in	struct	ions. The	y rec	quire 9 s	tate tin	nes if the	jump	is taken	, 5 if i	t is no	t.	
5 7/12	11/9-	4	63	7/12	3	6/11	18	BIT N	UMB	ER +	19	4	3	60	2	ON
MNEMONIC	21170	8	43	18118	1.5	211	4	3	ò	4 8	1.0	5	1	6		7 01/1
SIJBC 2	11/30	4	73	31.11	3	32 10	3	33	1	34 8	77	35	3	36		3701/
EIJBS 8	21/38	3	53	39.118	10	3A	4	3B	8	3C	5	3D	4	3E		3FCIV

#### LOOP CONTROL

DJNZ OPCODE EO: 3 BYTES: 5/9 STATE TIMES	(NOT TAKEN/TAKE	(N)
--	-----------------	-----

#### SINGLE REGISTER INSTRUCTIONS

MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES
DEC	05	2	4	EXT	06	2	e. 4 an
DECB	15	2	4	EXTB	16	2	4
NEG	03	2	4	NOT	02	2	4 4
NEGB	13	2	4	NOTB	12	2	c 4280
INC	07	2	4	CLR	01	2	e 4 car
INCB	17	2	4 214	CLRB	ATO II	2	4

## SHIFT INSTRUCTIONS

INSTR	WORD		INSTR	BYTE		INSTR	DBL	WD	
MNEMONIC	OP	В	MNEMONIC	OP	В	MNEMONIC	OP	В	STATE TIMES
SHL	09	3	SHLB	19	3	SHLL	0D	3	7 + 1 PER SHIFT®
SHR	08	3	SHRB	18	3	SHRL	0C	3	7 + 1 PER SHIFT®
SHRA	0A	3	SHRAB	1A	3	SHRAL	0E	3	7 + 1 PER SHIFT®

#### SPECIAL CONTROL INSTRUCTIONS

MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES
SETC	F9	1	21164 01	DIMANIA	FA	1	4
CLRC	F8	nosch la	400000400	EI	FB	anolen I	Augusta 4
CLRVT	FC	1	4	NOP	FD	1	4
RST	FF	Sere be	16	SKIP	00	2	4


12/16©			NORMALIZE	2	E3
NORML	0F	3	11 + 1 PER SHIFT	inverteallementer	her of size times shown for

#### Notes:

(a) This instruction takes 2 states to pull RST low, then holds it low for 2 states to initiate a reset. The reset takes 12 states, at which time the program restarts at location 2080H.

D Execution will take at least 8 states, even for 0 shift.

Port Function



P2.0	output	transmit)	10C1.5
P2.1	input	RXD (serial port receive)	N/A
P2.2	input	EXTINT (external interrupt)	IOC1.1
P2.3	input	T2CLK (Timer 2 input)	IOC0.7
P2.4	input	T2RST (Timer 2 reset)	IOC0.5
P2.5	output	PWM (pulse-width modulation)	IOC1.0
P2.6	quas	i-bidirectional	
P2.7	quas	i-bidirectional	


Aiternate

Controlled by

**Function** 

**Timer 2 Clock and Reset Options** 

**Port 2 Alternate Functions** 



Memory Map

Figure 3-3. Quick Reference









Figure 3-3. (continued)














Figure 3-3. (continued)

#### The PSW Register

						grandy.					Lat Delica		Marie Color		10000
15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
Z	N	V	VT	C	CENSET -	11	ST				IN	T_MAS	K	H80.1	14

#### WHERE:

Z IS THE ZERO FLAG. IT IS SET WHEN THE RESULT OF AN OPERATION IS ZERO.

N IS THE NEGATIVE FLAG. IT IS SET TO THE ALGEBRAICALLY CORRECT SIGN OF THE RESULT REGARDLESS OF OVERFLOWS.

V IS THE OVERFLOW FLAG. IT IS SET IF AN OVERFLOW OCCURS.

VT IS THE OVERFLOW TRAP FLAG. IT IS SET WHEN THE VT FLAG IS SET AND CLEARED BY JVT, JNVT, OR CLEAT

C IS THE CARRY FLAG. IT IS SET IF A CARRY WAS GENERATED BY THE PRIOR OPERATION.

I IS THE GLOBAL INTERRUPT ENABLE BIT.

ST IS THE STICKY BIT. IT IS SET DURING A RIGHT SHIFT IF A ONE WAS SHIFTED INTO AND THEN OUT OF THE CARRY FLAG.

INT\_MASK IS THE INTERRUPT MASK REGISTER AND CONTAINS BITS WHICH INDIVIDUALLY ENABLE THE 8 INTERRUPT VECTORS.

#### Reset Status

Register	reset value
Port 1	11111111B
Port 2	110XXXX1B
Port 3 anotisiuola0 elaR b	11111111B
Port 4	11111111B
PWM Control	00H
Serial Port (Transmit)	undefined
Serial Port (Receive)	undefined
Baud Rate Register	undefined
Serial Port Control	XXXXXXXXXX
Serial Port Status	X00XXXXXB
A/D Command	undefined
A/D Result	undefined
Interrupt Pending	undefined
Interrupt Mask	0000000B
Timer 1	0000H
Timer 2	0000H
	0000H
HSI Mode	11111111B
HSI Status	undefined
and equal 0, except when usingon	
IOS1 .0 abon made t	
IOC0	X0X0X0X0B
IOC1	X0X0XXX1B
HSI FIFO	empty
HSO CAM	empty
HSO lines	000000B
PSW	0000H
Stack Pointer	undefined
Program Counter	2080H

Pin	reset value
RD	high
WR	high
ALE	Iow
BHE	Iow
INST	high

#### **Interrupt Vectors**

1811	Vector I			
Source	(High Byte)	(Low Byte)	Priority	
Software	2011H	2010H	Not Applicable	
Extint	200FH	200EH	7 (Highest)	
Serial Port	200DH	200CH	6	
Software	200BH	200AH	5 2.1811	
HSI.0	2009H	2008H	4	
High Speed Outputs	2007H	2006H	3	
HSI Data Avail.	2005H	2004H	2	
A/D Conversion Complete	2003H	2002H	1	
Timer Overflow	2001H	2000H	0 (Lowest)	

The Following pins are not bonded out in the 48-pin package:

P1.0 through P1.7, P0.0 through P0.3, P2.3, P2.4, P2.6, P2.7 CLKOUT, INST, NMI, TEST, T2CLK(P2.3), T2RST(P2.4).

		Course In book perf					
Name	68-Pin PLCC	68-Pin PGA	48-Pin DIP				
ACH0/P0.0	6	A Turis					
ACH1/P0.1	4. Steck in	P -5					
ACH2/P0.2	7	3					
ACH3/P0.3	4	6	_				
ACH4/P0.4	a vipe to	67	43				
ACH5/P0.5	v socorosa v	68	1 01 42 2000				
ACH6/P0.6	varia 80 P.A	adi 2ni ba	40				
ACH7/P0.7	1 id 9 10 d	hor at 8, 1	is a419woi				
ALE	62	pb=16 an	1 10 34 VI an				
ANGND	12	66	44				
pted by PLM- HBs	0 8 0/41 OVE	37 80	neb 15 s of				
CLKOUT	65		evera <u>l l</u> cey				
EA	2	8	39				
EXTINT/P2.2	mbzzu 13awli	63	47 (8				
HSI.0	24 710	1197154FR 11	deigg 10				
HSI.1 and and lo ybo							
HSI.2/HSO.4	26	52	5				
HSI.3/HSO.5	27	no istinw	6 (d				
HSO Ole Violenia	28:39	50 0	dalog adt.				
HSO.1 .srubsoon	29 000	10049	8 19				
HSO.2	34	44	9				
HSO.3							
HSO.4/HSI.2	26	52 59	182 150 ei				
HSO.5/HSI.3	1 127 ber	51	m 6000				
ied by the program.	63	bn15	(Y.M.X)				
NMI	3	7					
PWM/P2.5							
P0.0/ACH0	le PL 6IRE	the variab	ni bemut				
P0.1/ACH1	5	5					
P0.2/ACH2	Tal legnoisis	ms the defi	N. 96 allo				
P0.3/ACH3	en a predefit	dw 6 luper	visich are et				
P0.4/ACH4	confirm to	on o67 and	50043 and				
P0.5/ACH5	ed ad 10 mag	68	42				
P0.6/ACH6	8	Jongso VS	40				
P0.7/ACH7	timeg(hence	ally at any	dues41 obso				
P1.0 33.7M 19 bas	19	59	nese proced				

	68-Pin	68-Pin	48-Pin
Name	PLCC	PGA	DIP
Pl.1v abusbusta daild	20	58	h se <del>in</del> dabor
P1.2 saluborn asadi r			
P1.3 about add dilw	22	56	ature <del>of</del> thes
P1.4 to the to memor	23	пор 55 по	tanifera fari
P1.5 og rol melnados			
ning results from 6.19	31	47	stame <del>te</del> rs to
P1.7 obienos galbiras			
P2.0/TXD			
P2.1/RXD			
P2.2/EXTINT	Ini 15 000	63	47
P2.3/T2CLK			
P2.4/T2RST			
P2.5/PWM			
P2.6 and a supporting	s 1m33 mm	45	ccess to the
			1_M-9 <del>6 </del> uses
P3.0/AD0	60	18	32
P3.1/AD1	59	19	31
P3.2/AD2	58		30
P3.3/AD3	57	21	29
P3.4/AD4	56	22	28
P3.5/AD5	55	23	
P3.6/AD6	54	24 78 7	26
P3.7/AD7	53	25	25
P4.0/AD8	52	26	
P4.1/AD9	51	27	23
P4.2/AD10	50	28	22
P4.3/AD11	49	29	21
P4.4/AD12	48		20
P4.5/AD13	47	31	19
P4.6/AD14	46		18
. P4.7/AD15	45		17.018
RD	61	17	33
READY	43	35	16
			5 2 84 46
RXD/P2.1	17	61	авзе <u>ор</u> егав
TEST TXD/P2.0	64	14	2 value in
TXD/P2.0 T2CLK/P2.3	18	60	ni ayawla a
T2CLK/P2.3	44	34	ack (which
T2RST/P2.4	42	36	tri houlonese
VBB VCC	37	41	12
VCC VPD	SHORMAN	9	38
VPD VREF		64	46
VREF VSS	13	65	45
VSS	68 36	10	37
WR	40	38	14
XTAL1	67	enlinor	36
XTAL2	66	12	35

encountered in the scanning of the source text. Eight-bitell niqs. USING THE INTERRUPT SYSTEM ourameters (BYTES or SHORT-INTEGERS) are pushed

into the stack with the high order byte undefine (beunitinos). E-E arginterrupts is an integral part of almost any two bit parameters (LONG-INTEGERS, Debunitions of the program to man-

## 3.5. SOFTWARE STANDARDS AND CONVENTIONS

For a software project of any size it is a good idea to modularize the program and to establish standards which control the communication between these modules. The nature of these standards will vary with the needs of the final application. A common component of all of these standards, however, must be the mechanism for passing parameters to procedures and returning results from procedures. In the absence of some overriding consideration which prevents their use, it is suggested that the user conform to the conventions adopted by the PLM-96 programing language for procedure linkage. It is a very usable standard for both the assembly language and PLM-96 environment and it offers compatibility between these environments. Another advantage is that it allows the user access to the same floating point arithmetics library that PLM-96 uses to operate on REAL variables.

#### 3.5.1. Register Utilization

The MCS-96 architecture provides a 256 byte register file. Some of these registers are used to control register-mapped I/O devices and for other special functions such as the ZERO register and the stack pointer. The remaining bytes in the register file, some 230 of them, are available for allocation by the programmer. If these registers are to be used effectively some overall strategy for their allocation must be adopted. PLM-96 adopts the simple and effective strategy of allocating the eight bytes between addresses 1CH and 23H as temporary storage. The starting address of this region is called PLMREG. The remaining area in the register file is treated as a segment of memory which is allocated as required.

#### 3.5.2. Addressing 32-bit Operands

These operands are formed from two adjacent 16-bit words in memory. The least significant word of the double word is always in lower address, even when the data is in the stack (which means that the most significant word must be pushed into the stack first). A double word is addressed by the address of its least significant byte. Note that the hardware supports some operations on double words (e.g. normalize and divide). For these operations the double word must be in the internal register file and must have an address which is evenly divisible by four.

#### 3.5.3. Subroutine Linkage

Parameters are passed to subroutines in the stack. Parameters are pushed into the stack in the order that they are encountered in the scanning of the source text. Eight-bit parameters (BYTES or SHORT-INTEGERS) are pushed into the stack with the high order byte undefined. Thirty-two bit parameters (LONG-INTEGERS, DOUBLE-WORDS, and REALS) are pushed into the stack as two 16 bit values; the most significant half of the parameter is pushed into the stack first.

As an example, consider the following PLM-96 procedure:

example\_procedure: PROCEDURE (paraml,param2,param3);
DECLARE paraml BYTE,
param2 DWORD,
param3 WORD;

When this procedure is entered at run time the stack will contain the parameters in the following order:




Figure 3-4. Stack Image

If a procedure returns a value to the calling code (as opposed to modifying more global variables) then the result is returned in the variable PLMREG. PLMREG is viewed as either an 8, 16 or 32 bit variable depending on the type of the procedure.

The standard calling convention adopted by PLM-96 has several key features:

- a). Procedures can always assume that the eight bytes of register file memory starting at PLMREG can be used as temporaries within the body of the procedure.
- b). Code which calls a procedure must assume that the eight bytes of register file memory starting at PLMREG are modified by the procedure.
- c). The Program Status Word (PSW-see section 3.3) is not saved and restored by procedures so the calling code must assumed that the condition flags (Z,N,V,VT,C, and ST) are modified by the procedure.
- d). Function results from procedures are always returned in the variable PLMREG.

PLM-96 allows the definition of INTERRUPT procedures which are executed when a predefined interrupt occurs. These procedures do not conform to the rules of a normal procedure. Parameters cannot be passed to these procedures and they cannot return results. Since they can execute essentially at any time (hence the term interrupt), these procedures must save the PSW and PLMREG when they are entered and restore these values before they exit.

#### 3.6. USING THE INTERRUPT SYSTEM

Processing interrupts is an integral part of almost any control application. The 8096 allows the program to manage interrupt servicing in an efficient and flexible manner. Software running in the 8096 exerts control over the interrupt hardware at several levels.

#### 3.6.1. Global Lockout

The processing of interrupts can be enabled or disabled by setting or clearing the I bit in the PSW. This is accomplished by the EI (Enable Interrupts) and DI (Disable Interrupts) instructions. Note that the I bit only controls the actual servicing of interrupts; interrupts that occur during periods of lockout will be held in the pending register and serviced on a prioritized basis when the lock-out period ends.

#### 3.6.2. Pending Interrupt Register

When the hardware detects one of the eight interrupts it sets the corresponding bit in the pending interrupt register (INT\_PENDING-register 09H). This register, which has the same bit layout as the interrupt mask register (see next section), can be read or modified as a byte register. This register can be read to determine which of the interrupts are pending at any given time or modified to either clear pending interrupts or generate interrupts under software control. Any software which modifies the INT\_PENDING register should ensure that the entire operation is indivisible. The easiest way of doing this is to use the logical instructions in the two or three operand format, as examples:

ANDB INT\_PENDING,#11111101B
ORB ; Clears the A/D interrupt
INT\_PENDING,#00000010B
Sets the A/D interrupt

If the required modification to INT\_PENDING cannot be accomplished with one instruction then a critical region should be established and the INT\_PENDING register modified from within this region (see section 3.6.5).

tween the LDB and the STB instra

#### 3.6.3. Interrupt Mask Register

Individual interrupts can be enabled or disabled by setting or clearing bits in the interrupt mask register (INT\_MASK-register 08H). The format of this register is shown in figure 3-5.




Figure 3-5. Interrupt Mask Register

The INT\_MASK register can be read or written as a byte register. A one in any bit position will enable the corresponding interrupt source and a zero will disable the source. The individual masks act like the global lockout in that they only control the servicing of the interrupt; the hardware will save any interrupts that occur in the pending register even if the interrupt mask bit is cleared. The INT\_MASK register also can be accessed as the lower

eight bits of the PSW so the PUSHF and POPF instructions save and restore the INT\_MASK register as well as the global interrupt lockout and the arithmetic flags.

#### 3.6.4. Interrupt Vectors


The 8096 has eight sources of hardware interrupt, each with its own priority and interrupt vector location. Table 3-5 shows the interrupt sources, their priority, and their vector locations. See section 2.5 for a discussion of the various interrupt sources.

Table 3-5. Interrupt Vector Information

Source	Priority	Vector
Timer Overflow	0-Lowest	2000H
A/D Completion	Opportunition Altigory	2002H
HSI Data Available	The PSW2 onta	2004H
HSO Execution	an and and and	2006H
HSI.O of the monountage	7 (2419 a guiwa	2008H
Software timers	nstruction grafts	200AH
Serial I/O	611111	200CH
External Interrupt	7-Highest	200EH

The programmer must initialize the interrupt vector table with the starting addresses of the appropriate interrupt service routine. It would be a good idea to vector any interrupts that are not used in the system to an error handling routine.

The priorities given in the table give the *hardware* enforced priorities for these interrupts. This priority controls the order in which pending interrupts are passed to the software via interrupt-calls. The software can implement its own priority structure by controlling the mask register (INT \_ MASK-register 08H). To see how this is done consider the case of a serial I/O service routine which must run at a priority level which is lower than the HSI data available interrupt but higher than any other source. The "preamble" and exit code for this interrupt service routine would look like this:



Note that location 200CH in the interrupt vector table would have to be loaded with the value of the label serial \_ io \_ isr and the interrupt be enabled for this routine to execute.

which makes this (or any other) 8096 interrupt service routine execute properly:

- a). After the hardware decides to process an interrupt it generates and executes a special interrupt-call instruction which pushes the current program counter onto the stack and then loads the program counter with the contents of the vector table entry corresponding to the interrupt. The hardware will not allow another interrupt to be serviced immediately following the interrupt-call. This guarantees that once the interrupt-call starts the first instruction of the interrupt service routine will execute.
  - b). The PUSHF instruction, which is now guaranteed to execute, saves the PSW in the stack and then clears the PSW. The PSW contains, in addition to the arithmetic flags, the INT\_MASK register and the global enable flag (I). The hardware will not allow an interrupt following a PUSHF instruction and by the time the LD instruction starts all of the interrupt enable flags will be cleared. Now there is guaranteed execution of the LD INT\_MASK instruction.
  - c). The LD INT\_MASK instruction enables those interrupts that the programmer chooses to allow to interrupt the serial I/O interrupt service routine. In this example only the HSI data available interrupt will be allowed to do this but any interrupt or combination of interrupts could be enabled at this point, even the serial interrupt. It is the loading of the INT\_MASK register which allows the software to establish its own priorities for interrupt servicing independently from those that the hardware enforces.
- d). The EI instruction reenables the processing of interrupts.
  - e). The actual interrupt service routine executes within the priority structure established by the software.
  - f). At the end of the service routine the POPF instruction restores the PSW to its state when the interruptcall occurred. The hardware will not allow interrupts to be processed following a POPF instruction so the execution of the last instruction (RET) is guaranteed before further interrupts can occur. The reason that this RET instruction must be protected in this fashion is that it is quite likely that the POPF instruction will reenable an interrupt which is already pending. If this interrupt were serviced before the RET instruction, then the return address to the code that was executing when the original interrupt occurred would be left on the stack. While this does not present a problem to the program flow, it could result in a stack overflow if interrupts are occurring at a high frequency. The POPF instruction also pops the INT \_ MASK register (part of the PSW), so any changes made to this register during a routine which ends with a POPF will be lost.

service routine does not include any code for saving or restoring registers. This is because it has been assumed that the interrupt service routine has been allocated its own private set of registers from the on-board register file. The availability of some 230 bytes of register storage makes this quite practical.

#### 3.6.5. Critical Regions

Interrupt service routines must share some data with other routines. Whenever the programmer is coding those sections of code which access these shared pieces of data, great care must be taken to ensure that the integrity of the data is maintained. Consider clearing a bit in the interrupt pending register as part of a non-interrupt routine:

LDB AL,INT\_PENDING
ANDB AL,#bit\_mask
STB AL,INT\_PENDING

This code works if no other routines are operating concurrently, but will cause occasional but serious problems if used in a concurrent environment. (All programs which make use of interrupts must be considered to be part of a concurrent environment.) To demonstrate this problem, assume that the INT\_PENDING register contains 00001111B and bit 3 (HSO event interrupt pending) is to be reset. The code does work for this data pattern but what happens if an HSI interrupt occurs somewhere between the LDB and the STB instructions? Before the LDB instruction INT\_PENDING contains 00001111B and after the LDB instruction so does AL. IF the HSI interrupt service routine executes at this point then INT\_PENDING will change to 00001011B. The ANDB changes AL to 00000111B and the STB changes INT\_PENDING to 00000111B. It should be 00000011B. This code sequence has managed to generate a false HSI interrupt! The same basic process can generate an amazing assortment of problems and headaches. These problems can be avoided by assuring mutual exclusion which basically means that if more than one routine can change a variable, then the programmer must ensure exclusive access to the variable during the entire operation on the variable.

In many cases the instruction set of the 8096 allows the variable to be modified with a single instruction. The code in the above example can be implemented with a single instruction:

ANDB INT\_PENDING, #bit \_ mask

Instructions are indivisible so mutual exclusion is ensured in this case. For more complex situations, such a simple solution is not available and the programmer must create what is termed a critical region in which it is safe to modify the variable. One way to do this is to simply disable interrupts with a DI instruction, perform the modification, and then re-enable interrupts with an EI instruction. The problem with this approach is that it leaves the interrupts enabled even if they were not enabled at the start. A better solution is to enter the critical region with a PUSHF instruction which saves the PSW and also clears

the interrupt enable flags. The region can then be terminated with a POPF instruction which returns the interrupt enable to the state it was in before the code sequence. It should be noted that some system configurations might require more protection to form a critical region. An example is a system in which more than one processor has access to a common resource such as memory or external I/O devices.

# 3.7. I/O PROGRAMMING CONSIDERATIONS

The on-board I/O devices are, for the most part, simple to program. There are some areas of potential confusion which need to be addressed:

3.7.1. Programming the I/O Ports

Some of the on-board I/O ports can be used as both input and output pins (e.g. Port 1). When the processor writes to the pins of these ports it actually writes into a register which in turn drives the port pin. When the processor reads these ports, it senses the status of the pin directly. If a port pin is to be used as an input then the software should write a one to that pin, this will cause the low-impedance pull-down device to turn off and leave the pin pulled up with a relatively high impedance pull-up device which can be easily driven down by the device driving the input. If some pins of a port are to be used as inputs and some are to be used as outputs the programmer should be careful when writing to the port. Consider using P1.0 as an input and then trying to toggle P1.1 as an output:

ORB IOPORT1,#00000001B ; Set P1.0 for input XORB IOPORT1,#00000010B ; Complement P1.1

The first instruction will work as expected but two problems can occur when the second instruction executes. The first is that even though P1.1 is being driven high by the 8096 it is possible that it is being held low externally. This typically happens when the port pin is used to drive the base of an NPN transistor which in turn drives whatever there is in the outside world which needs to be toggled. The base of the transistor will clamp the port pin to the transistor's Vbe above ground, typically 0.7 volts. The 8096 will input this value as a zero even if a one has been written to the port pin. When this happens the XORB instruction will always write a one to the port pin and it will not toggle. The second problem, which is related to the first one, is that if P1.0 happens to be driven to a zero when Port 1 is read by the XORB instruction then the XORB will write a zero to P1.0 and it will no longer be useable as an input. The first problem can best be solved by the external driver design. A series resistor between the port pin and the base of the transistor often works. The second problem can be solved in the software fairly easily:

LDB AL,IOPORT1 XORB AL,#010B ORB AL,#001B STB AL,IOPORT1 A software solution to both problems is to keep a byte in RAM as an image of the data to be output to the port; any time the software wants to modify the data on the port it can then modify the image byte and then copy it to the port.

#### 3.7.2. Reading the I/O Status Register 1

This status register contains a collection of status flags which relate to the timer and high speed I/O functions (see section 2.12.5). It can be accessed as register 16H in the on-board register file. The layout of this register is shown in figure 3-6.




Figure 3-6. I/O Status Register 1

Whenever the processor reads this register all of the timerelated flags (bits 5 through 0) are cleared. This applies not only to explicit reads such as:

TIMER 2 increment up to the value sizoi, IA he (BOL "E

but also to implicit reads such as:

JB IOS1.3, somewhere \_\_ else

which jumps to somewhere \_ else if bit 3 of IOS1 is set. In most cases this situation can best be handled by having a byte in the register file which is used to maintain an image of lower five bits of the register. Any time a hardware timer interrupt or a HSO software timer interrupt occurs the byte can be updated:

ORB IOS1 \_\_ image, IOS1

leaving IOS1 \_ image containing all the flags that were set before plus all the new flags that were read and cleared from IOS1. Any other routine which needs to sample the flags can safely check IOS1 \_ image. Note that if these routines need to clear the flags that they have acted on then the modification of IOS1 \_ image must be done from inside a critical region (see section 3.6.5).

**3.7.3. Sending Commands to the HSO Unit** Commands are sent to the HSO unit via a byte and then a word write operation:

LDB HSO \_ COMMAND,#what \_ to \_ do ADD HSO \_ TIME,TIMER1,#when \_ to \_ do \_ it The command is actually accepted when the HSO\_TIME register is written. It is important to ensure that this code piece is not interrupted by any interrupt service routine which might also send a command to the HSO unit. If this happens the HSO will know when to do it but not know what to do when it's time to do it. In many systems this becomes a null problem because HSO commands are only issued from one place in the code. If this is not the case then a critical region must be established and the two instructions executed from within this region (see section 3.6.5).

Commands in the holding register will not execute even if their time tag is reached. Commands must be in the CAM for this to occur. Commands in the holding register can also be overwritten. Since it can take up to 8 state times for a command to move from the holding register to the CAM, 8 states must be allowed between successive writes to the CAM. Flags are available in IOSO which indicate the holding register is empty (IOSO.7) or that both the holding register is empty and the CAM is not full (IOSO.6). The programmer should carefully decide which of these two flags is the best to use for each application.

It is possible to enter commands into the CAM which never execute. This occurs if TIMER2 has been set up as a variable modulo counter and a command is entered with a time tag referenced to TIMER2 which has a value that TIMER2 never reaches. The inaccessible command will never execute and continue to take up room in the CAM until either the system is reset or the program allows TIMER2 increment up to the value stored in the time tag. Note that commands cannot be flushed from the CAM without being executed but that they can be cancelled. This is accomplished by setting the opposite command in the CAM to execute at the same time tag as the command to be cancelled. Since internal events are not synchronized to Timer 1, it is not possible to cancel them. If, as an example, a command has been issued to set HSO.1 when TIMER1 = 1234 then entering a second command which clears HSO.1 when TIMER1 = 1234 will result in a nooperation on HSO.1. Both commands will remain in the CAM until TIMER1 = 1234.

#### 3.7.4. High Speed I/O Interrupts

The HSO unit can generate two types of interrupts. The HSO execution interrupt (vector = (2006H)) is generated (if enabled) for HSO commands which operate on one of the six HSO pins. The other HSO interrupt is the Software Timer interrupt (vector = (200AH)) which is generated (if enabled) for any other HSO command (e.g. triggering the A/D, resetting Timer2 or generating a software time delay).

There are also two interrupts associated with the HSI unit. The HSI data available interrupt (vector = (2004H)) is generated if there is data in the HSI FIFO that the program should read. The other HSI related interrupt is the HSI.0 interrupt which occurs whenever High Speed Input pin 0 makes a zero-to-one transition. This interrupt will become pending in the INT\_PENDING register even if the HSI unit is programmed to ignore changes on HSI.0 or look for a one-to-zero transition.

#### 3.7.5. Accessing Register Mapped I/O

The on-board I/O devices such as the serial port or the A/D converter are controlled as register mapped I/O. This allows convenient and efficient I/O processing. The implementation of the current members of the MCS-96 family place some restrictions on how these registers can be accessed. While these restrictions are not severe, the programmer must be aware of them. A complete listing of these registers is shown in figure 2-7 and 2-8. The restrictions are as follows:

- a). TIMER1, TIMER2 and HSI\_TIME are word read only. They cannot be read as bytes or written to in any format
- b). HSO \_ TIME is word write only. It cannot be written to as individual bytes or read in any format.
- c). R0 (the ZERO register) is byte or word read or write but writing to it will not change its value.
- d). All of the other I/O registers can be accessed only as bytes. This applies even to the AD\_RESULT which is logically a word operand.
- e) Neither the source nor the destination addresses of the Multiply and Divide instructions can be a writable special function register.
- f) These registers may not be used as base or index registers for indexed or indirect instructions.

#### 3.8. EXAMPLE-1 PROGRAMMING THE SERIAL I/O CHANNEL

MCS-96 MACRO ASSEMBLER SERIAL PORT DEMO PROGRAM

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

SOURCE FILE: :F1:SPX.SRC

OBJECT FILE: :F1:SPX.OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB DEBUG

```
SOURCE STATEMENT
STITLE('SERIAL PORT DEMO PROGRAM')
$PAGELENGTH (95)
ERR LOC OBJECT
                                             LINE
                                                          This program initializes the serial port and echos any character sent to it.
        000E
0011
                                                       SPCON
SPSTAT
                                                                                          11H
                                                                                          11H
                                                                              equ
        0016
                                                       IOC1
                                                                                          16H
15H
         0015
                                                                              equ
        0007
                                                13
14
                                                       SRILE
                                                                                          07H
                                                       INT PENDING
                                                                              equ
                                                15
16
17
18
        0018
                                                                                          18H
     0000
                                                       rseq
                                                19
     0000
                                                                  CHR:
                                                                  TEMPO: dsb
TEMP1: dsb
     0001
                                                21
                                                22 23 24
                                                                  RCV_FLAG:
     0003
                                                                                         dsb
                                                25
26
     0000
                                                       cseg
                                                27
28
     0000 AlB00018
                                                                              SP, # 0B 0H
                                                29
30
     0004 B12016
                                                                  LDB
                                                                           IOC1, #00100000B
                                                                                                                            ; Set P2.0 to TXD
                                                31
                                                                              ; Baud rate = input frequency / (64*baud val); baud_val = (input frequency/64) / baud rate
                                                32
                                                33
34
35
        0027
                                                36
37
                                                       baud val
                                                                                       39
                                                                                                    ; 2400 baud at 6.0 MHz
                                                                                     ((baud_val-1)/256) OR 80H ; Set MSB to 1
(baud_val-1) MOD 256
        0080
                                                       BAUD HIGH
BAUD LOW
        0026
                                                40
     0007 B1260E
                                                                 LDB
                                                                              BAUD REG, #BAUD LOW
BAUD REG, #BAUD HIGH
                                                42
     000A B1800E
                                                44
     000D B14911
                                                                              SPCON, #01001001B
                                                                                                                ; Enable receiver, Mode 1
                                                46
                                                                              ; The serial port is now initialized
                                                48
                                                                                                                ; Clear serial Port
; Set TI-temp
                                                                              SBUF, CHR
TEMPO, #00100000B
                                                50
                                                                              INT PENDING, 6, wait ; Wait for pending bit to be set
INT_PENDING, #10111111B ; Clear pending bit
     0016 3609FD
                                                       wait:
                                                                  TRC
     0019 71BF09
                                                                  ANDB
                                                55
                                                                                                                ; Put SPCON into temp register
; This is necessary becase reading
; SPCON clears TI and RI
                                                56
57
58
     001C 901101
                                                                  ORB
                                                                              TEMPO, SPCON
                                                59
     001F
001F 360109
                                                      get_byte:
                                                                             TEMPO, 6, put byte ; If RI-temp is not set SBUF, CHR ; Store byte ; CLR RI-temp RCV_FLAG, #OFFH ; Set bit-received flag
                                                                 JBC
STB
                                                61
     0022 C40007
0025 71BF01
                                                62
63
                                                                  ANDB
     0028 B1FF03
                                                65
     002B
                                                66
                                                                             RCV FLAG, 0, continue TEMPO, 5, continue SBUF, CHR TEMPO, #11011111B RCV FLAG, #00
     002B 30030C
002E 350109
0031 B00007
                                                        JBC
JBC
                                                67
                                                                                                                ; If receive flag is cleared ; If TI was not set
                                                68
69
                                                                                                                ; Send byte
; CLR TI-temp
                                                                 LDB
     0034 71DF01
0037 B10003
                                                                  ANDB
                                               70
71
72
73
74
75
                                                                 LDB
                                                                                                                 ; Clear bit-received flag
    003A
003A 27DA
                                                      continue:
                                                                              wait
003C
                                               76
                                                             END
```

#### WITH THE HSO UNIT

MCS-96 MACRO ASSEMBLER HSO EXAMPLE PROGRAM FOR PWM OUTPUTS SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F1:HSO2X.SRC
OBJECT FILE: :F1:HSO2X.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB DEBUG

```
SOURCE STATEMENT
ERR LOC OBJECT
                                        LINE
                                                STITLE ('HSO EXAMPLE PROGRAM FOR PWM OUTPUTS')
$PAGELENGTH (95)
                                              ; This program will provide 4 PWM outputs on HSO pins 0-3; The input parameters passed to the program are:
                                                                     Where: Times are in timer1 cycles
N takes values from 0 to 3
                                           10
                                           12
                                                 15
16
17
     0000
                                                 dseg
     0000
                                           18
19
                                                           D STAT:
                                                                               DSB
                                                           20
                                          22
                                          24
                                          26
     0000
                                           28
                                                 rseq
                                                          public OLD STAT
OLD STAT: dsb
NEW_STAT: dsb
                                           30
     0001
                                          34
                                                           PUBLIC wait
                                           38
39
                                                                                                              ; Loop until HSO holding register ; is empty
                                                                     IOSO, 6, wait
                                                           JBS
                                           40
                                                 wait:
      0003 FD
                                           42
                                                           NOP
      0005 C701000000
                                                                     IOSO, D_STAT
                                                                                                               ; Load byte to external RAM
                                           44
                                                     ; For opperation with interrupts 'store_stat:' would be the ; entry point of the routine.
; Note that a DI or PUSHF might have to be added.
                                           46
     000A
000A 510F0001 E
                                           49
                                                 store_stat:
                                                 ANDB
CMPB
                                                                     NEW STAT, IOSO, #OFH
                                                                                                               ; Store new status of HSO
     000E 980100
                                           51
                                                                      OLD_STAT, NEW_STAT
                                                                                                               ; If status hasn't changed
     0011 DEED
                                                           JE
XORB
                                                                     wait
OLD STAT, NEW STAT
      0013 940100
     0016
0016 300017
0019 38010B
                                                 check_0:
                                                 JBC
JBS
                                                                     OLD_STAT, 0, check 1
NEW_STAT, 0, set_off_0
                                           57
58
                                                                                                               ; Jump if OLD STAT (0) = NEW STAT (0)
     001C
001C B13000 E
001F 470100000000 E
                                                 set_on_0:
LDB
                                                                      HSO_COMMAND, #00110000B
HSO_TIME, TIMER1, HSO_OFF_0
check_1
                                                                                                               ; Set HSO for timerl, set pin 0 ; Time to set pin = Timerl value ; + Time for pin to be low
                                                           ADD
                     RI-temp is not
                                                 set_off_0:
                                                                                                               ; Set HSO for timerl, clear pin 0 ; Time to clear pin = Timerl value ; + Time for pin to be high
                                                                     HSO COMMAND, #00010000B
                                                           LDB
      002A 470100000000
                                          67
                                                        ADD
                                                                      HSO_TIME, TIMER1, HSO_ON_0
                                           69
                                                 check 1:
                                                                     OLD STAT, 1, check 2
NEW_STAT, 1, set_off_1
                                                   JBC JBS
     0030 310017
0033 39010B
                                                                                                               ; Jump if OLD STAT (1) = NEW STAT (1)
                                                 set_on_1:
LDB
ADD
     0036 B13100
0039 470100000000
                                                                     HSO_COMMAND, #00110001B
HSO_TIME, TIMER1, HSO_OFF_1
                                                                                                               ; Set HSO for timerl, set pin 1 ; Time to set pin = Timerl value ; + Time for pin to be low
     003F 2009
                                                           BR
                                                                      check 2
                                                 set_off_1:
LDB
     0041 B11100
0044 470100000000
                                                                      HSO COMMAND, #00010001B
                                                                                                               ; Set HSO for timer1, clear pin 1
; Time to clear pin = Timer1 value
; + Time for pin to be high
                                                                      HSO TIME, TIMER1, HSO ON 1
                                           81
                                                           ADD
                                                 SEJECT
```

#### MCS®-96 SOFTWARE DESIGN INFORMATION

DOT O	OBJECT		LINE	SOURCE	STATEMENT	
LOC	OBOBCI		85	SOURCE	STALEMENT	
004A			86	check 2:		
	320017	R	87	JBC	OLD_STAT, 2, check_3	; Jump if OLD_STAT(2)=NEW_STAT(2)
004E	3A010B	R	88 89	JBS	NEW_STAT, 2, set_off_2	
0050			90	set on 2:		
	B13200	E	91	LDB	HSO COMMAND, #00110010B	; Set HSO for timerl, set pin 2
	470100000000	E	92	ADD	HSO TIME, TIMER1, HSO OFF 2	; Time to set pin = Timerl value
	2009		93	BR	check 3	; + Time for pin to be low
. 0033	2003		94			CHEROLE PROTESTS IN INVOCATION CO
005E			95	set off 2:		
	B11200	E	96	LDB	HSO COMMAND, #00010010B	; Set HSO for timerl, clear pin 2
	470100000000	E		ADD	HSO TIME, TIMER1, HSO ON 2	; Time to clear pin = Timerl valu
0002	.,		98	N 100 WHILE	4391 WORDS 180 483	; + Time for pin to be high
			99			, . IIme tot pin to be mign
			100			
0064			101	check 3:		
0064	330017	R	102	JBC	OLD STAT, 3, check done	; Jump if OLD STAT (3) = NEW STAT (3)
0067	3B010B	R	103	JBS	NEW STAT, 3, set off 3	
			104			
006A			105	set on 3:		
006A	B13300	E	106	LDB	HSO COMMAND, #00110011B	; Set HSO for timerl, set pin 3
0060	470100000000	E	107	ADD	HSO TIME, TIMER1, HSO OFF 3	; Time to set pin = Timerl value
0073	2009		108	BR	check done	; + Time for pin to be low
			109		HAO Tope SHINIT	
0075			110	set off 3:		
0075	B11300	E	111	LDB	HSO COMMAND, #00010011B	; Set HSO for timerl, clear pin 3
0078	470100000000	E	112	ADD	HSO TIME, TIMER1, HSO ON 3	; Time to clear pin = Timerl valu
			113			; + Time for pin to be high
			114			17
			115			
007E			116	check done:		
007E	B00100	R	117	LDB	OLD_STAT, NEW STAT	; Store current status and
			118			: wait for interrupt flag
0081	FO		119	RET		4000
			120			
			121			
0082			122	END		

## 3.10. EXAMPLE-3 MEASURING PULSES WITH THE HSI UNIT

MCS-96 MACRO ASSEMBLER MEASURING PULSES USING THE HSI UNIT SERIES-III MCS-96 MACRO ASSEMBLER, V1.0 ER, VI.V SELECTION AND OCH THE STORY AND OCH THE STORY AND SOURCE FILE: :F1: PULSEX.SRC OBJECT FILE: :F1:PULSEX.OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB DEBUG ERR LOC OBJECT SOURCE STATEMENT \$TITLE ('MEASURING PULSES USING THE HSI UNIT') \$PAGELENGTH (95) ; This program measures pulsewidths in TIMER1 cycles ; and returns the values in external RAM. 18H HSI MODE
HSI STATUS
HSI TIME
TIMER1 0003 03H 06H equ equ equ 0004 11 04H 000A equ OAH 0015 13 15H Time to clear pin Timest + Tim IOS1 Delega , comice 16H 16 0000 17 0000 HIGH TIME: LOW TIME: PERTOD: HI\_EDGE: dsw 19 dsw 0004 21 0008 23 LO EDGE: dsw AX: dsw 000A AT. AX

25 26 27 28 29 30 31 :byte 000B AH (AX+1) :byte equ 000C dsw 0000 BL equ BX (BX+1) :byte ; Note that 'BH' is an opcode so it ; can't be used as a label 32 equ 34 35 36 0000 cseg 0000 AlC00018 SP, #0C0H
IOC0, #0000001B ; Enable HSI 0
HSI\_MODE, #0000111B ; HSI 0 look for either edge 37 LD 0004 B10115 0007 B10F03 38 LDB 000A 44020004 R wait: ADD PERIOD, HIGH TIME, LOW TIME 000E 3716F9 IOS1, 7, wait ; Wait while no pulse is entered JBC 0011 B0060A ; Load status; Note that reading ; HSI\_TIME clears HSI\_STATUS LDB AL, HSI STATUS 46 0014 A0040C 48 LD BX, HSI\_TIME ; Load the HSI TIME 0017 390A09 50 51 52 JBS AL, 1, hsi\_hi R ; Jump if HSI.0 is high BX, LO EDGE HIGH\_TIME, LO\_EDGE, HI\_EDGE wait hsi lo: ST 001D 48060800 0021 27E7 SUB 55 56 57 58 BX, HI\_EDGE LOW\_TIME, HI\_EDGE, LO\_EDGE wait 0023 C0060C hsi\_hi: ST 0026 48080602 002A 27DE 59 BR 002C END 61

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

3.12. EXAMPLE-5 TABLE LOOKUP-AND

# 3.11. EXAMPLE-4 SCANNING THE A/D CHANNELS

MCS-96 MACRO ASSEMBLER SCANNING THE A TO D CHANNELS SERIES-III MCS-96 MACRO ASSEMBLER, V1.0 SOURCE FILE: :F1:ATODX.SRC OBJECT FILE: :F1:ATODX.OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB DEBUG SOURCE STATEMENT STITLE('SCANNING THE A TO D CHANNELS') SPAGELENGTH (95) ERR LOC OBJECT and stores the solid all particles are solid all particles and stores the solid all particles are solid all particles and stores are solid all particles are solid all AD RESULT LO equ AD RESULT HI equ AD COMMAND equ 0002 0003 02 0018 11 SP 18H wou same equ 12 0000 13 dsea 0000 RESULT TABLE: 15 0000 RESULT 1: dsw RESULT 2: dsw RESULT 3: dsw 16 0004 18 0006 19 RESULT 4: dsw 20 0000 21 rseq 22 23 24 25 26 27 0000 AX: dsw AL AH 0001 (AX+1) :byte equ BX: dsw 28 29 30 0002 BI. 0003 (BX+1) :byte BU ; Note that 'BH' is an opcode so it equ ; can't be used as a label 31 32 33 34 35 DX: dsw 0004 DL DH DX (DX+1) :byte equ 36 hat 'Ed' is an opcode so I be used as a label 0000 38 39 cseg 40 ; Set Stack Pointer ; Use the zero register 0000 AlC00018 0004 A00002 SP, #0C0H BX, 00H 41 start: R 43 BL, #1000B ; Start conversion on channel AD COMMAND, BL ; indicated by BL register BL, #0111B 0007 910802 ORB next: 000A B00202 000D 710702 45 46 ANDB 47 48 0010 FD NOP ; Wait for conversion to start 49 0011 3B02FD AD\_RESULT\_LO, 3, check ; Wait while A to D is busy check: JBS 50 energy of states and seems a s 0014 B00200 AL, AD\_RESULT\_LO ; Load low order result 0017 B00301 R 53 LDB AH, AD RESULT HI ; Load high order result day at wol mare 54 per second RV HI 55 per second RV HI 55 per second RV HI 56 per sec 001A 54020204 550000 R ; DL=BL\*2 ADDB DL, BL, BL DX, DL AX, RESULT\_TABLE[DX] 001E AC0404 0021 C304000000 LDBZE ST 0021 C304000000 R 57
0026 1702 R 59
0028 710302 R 60 ; Store result indexed by BL\*2 TNCB BL, #03H 61 002B 27DA 62 63 88 88 64 RHO 6 002D END ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

### 3.12. EXAMPLE-5 TABLE LOOKUP-AND INTERPOLATION

MCS-96 MACRO ASSEMBLER TABLE LOOKUP AND INTERPOLATION

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

OBJECT FILE: :F1:INTERX.OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB DEBUG

```
SOURCE STATEMENT
STITLE ('TABLE LOOKUP AND INTERPOLATION')
SPAGELENGTH (95)
                                     LINE
                                                          This program uses a lookup table to generate 12-bit function values using 8-bit input values. The table is 16 bytes long and 16 bits wide. A linear interpolation is made using the following fomula:
                                                                                           IN_VAL - TABLE_LOW
                                                          TABLE_HIGH - TABLE_LOW
                                                                                             OUT - TABLE LOW
                                        11
                                         12
13
                                                                         IN DIF
                                                          TAB DIF OUT DIF
                                        14
                                                          Cross Multiplication is used to solve for OUT_DIF
                                        16
17
                                        18
   0018
                                               SP
                                                                     18H
                                        20
                                                          equ
                                        21
0000
                                        23
                                               dseq
                                               RESULT TABLE:
                                        25
                                                          RESULT:
0000
                                               rseg
                                        30
                                        31
32
                                                          AX:
                                                          AL
   0001
                                        33
34
                                                          AH
                                                                                 (AX+1)
0002
                                        35
36
37
                                                                     dsw
                                                          BX:
  0002
                                                                      equ
                                                                                (BX+1)
                                                                                                      ; Note that 'BH' is an opcode so it
                                                          BU
                                                                     equ
                                                                                           :byte
                                                                                                         can't be used as a label
                                        40
0006
                                        41 42
                                                          TABLE LOW:
TABLE HIGH:
                                                                                dsw
000A
                                        43
                                                          IN DIF:
                                                                                dsw
                                                          IN DIFB
TAB DIF:
                                                                                equ
dsw
                                                                                           IN DIF : byte
000C
                                                          OUT DIF:
0010
                                        47
                                                                                dsl
                                        48
0000
                                        50
51
52
                                               cseg
0000 AlC00018
                                                                    SP, #OCOH
                                                                                           ; Set Stack Pointer
                                        53
                                               start: LD
0004 B00400
0007 180300
                                               look:
                                                          LDB
                                                                     AL, IN_VAL
                                                                    AL, #3 ; Place 2 times the upper nibble in byte AL, #11111110B ; Insure AL is a word address AX, AL
                                                          SHRB
000A 71FE00
                                        58
                                                          ANDB
                                        59
                                        60
0010 A300420006
                                        61
                                                                     TABLE LOW, TABLE [AX] ; TABLE LOW is table output value ; of IN_VAL rounded down to the
                                        63
                                                                                                    ; nearest multiple of 10H.
                                                                  TABLE_HIGH, (TABLE+2) [AX] ; TABLE HIGH is the table output
; value of TN VAL rounded up to the
; nearest multiple of 10H.
0015 A300440008
                                        65
                                                         T.D
                                        68
69
001A 4806080C
                                                         SUB
                                                                    TAB DIF, TABLE HIGH, TABLE LOW
                                        70
                                        71
72
73
74
                                                                    IN DIFB, IN VAL, #0FH IN DIFF, IN DIFF
001E 510F040A
                                                                                                ; Make input difference into a word
0022 BCOADA
                                                          LDBSE
0025 FE4C0C0A10
                                        75
76
77
                                                                    OUT DIF, IN DIF, TAB DIF
                                                          MIII.
002A FE8D100010
                                                                    OUT, OUT_DIF, TABLE_LOW ; Add output difference to output ; generated with truncated IN_VAL ; as input ; Round to 12-bit answer
002F 4406100E
                                               labl:
                                                         ADD
                                        80
0033 08040E
```

# 313 DEL ESTIDO SET

#### ; Round up if Carry = 1

H, 2000H, 3400H, 4C00H ; A random non-monotonic ; A random non-monotoni

na. A two bit field within an opcode which selects the basic addressing mode user. This field is only present in those opcodes which allow address mode options. The encoding of the field is as follows:

	BE

The selection between indirect and indirect with auto-inmement or between short and long indexing is done based in the least significant bit of the instruction byte which follows the opcode. This type selects the 16-bit register slope is to take part in the address calculation. Since the 300th requires that words be sligned on even byte boundines this bit would be alberwise mused.

breg. A byte register in the internal register file. When confusion could exist as to whether this field refers to a source or a destination register it will be prefixed with an "S" or a "D."

baop. A byte operand which is addressed by any of the

bitma. A three bit field within an instruction op-code which selects one of the eight bits in a byte.

wreg. A word register in the internal register file. When confusion could exist as to whether this field refers to a source register or a destination register it will be prefixed with an "S" or a "D."

MCS-96 MA	CRO ASSEMBLER	TABLE	LOOKU	P AND	INTERPO	DLATION	
0036 D	OBJECT 307 070E	R	1NE 82 83		SOURCE JNC INC	STATEMENT lab2 OUT	
003A C	30100000E	R	84		ST	OUT, I	RESULT
003F 2	27C3 .S. & nois:		86 87 88	lab2:	BR	look	
0041	nternal register f		89	cseg			
004A 0	00000200034004C 05D006A00720078		92	table:	DCW DCW	0000H, 5D00H,	6A00H
005A 0	07B007D0076006D 05D004B00340022		93		DCW DCW	7B00H,	
	010		95		DCW	1000н	
0064			97		END		

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

said An address in the program code

Flag Settings. The modification to the fing setting is shown for each instruction. A checkmark (./) means that the flag is set or cleared as appropriate. A hyphen means that the flag is not modified. A one or zero (1) or (0) indicates that the flag will be in that state after the instruction. An up arrow (†) indicates that the instruction may set the flag if it is appropriate but will not clear the flag. A down arrow (†) indicates that the flag can be cleared but not set by the instruction. A question mark (?) indicates that the flag will be left in an indeterminant state after the operation.

Seneric Jumps and Calls. The assembler for the 8090 novdes for generic jumps and calls. For all of the conditional jump instructions a "B" can be substituted for "I" and the assembler will generate a code sequence which is logically equivalent but can reach anywhere in the momory. A JH can only jump about 128 locations from the current program counter; a BH can jump anywhere in memory. In a like manner a BR will cause a significant of the generated as appropriate and a CALL will cause a SCALL or LCALL to be generated. The assembler user guide (see section 3.0) should be consulted for the algorithms used by the assembler to convert these reseric instructions into actual machine instructions.

Indirect Shifts. The indirect shift operations use registers 24 through 255 (18H-0FFH), since 0-15 are direct operations and registers 16 through 23 are Special Function Registers. Note that indirect shifts through SFRs are illegal presentions.

The maximum shift count is 31 (1FH). Count values above this will be transated to the 5 least significant bits.

# 3.13. DETAILED INSTRUCTION SET DESCRIPTION

This section gives a description of each instruction recognized by the 8096 sorted alphabetically by the mnemonic used in the assembly language for the 8096. Note that the effect on the program counter (PC) is not always shown in the instruction descriptions. All instructions increment the PC by the number of bytes in the instruction. Several acronynms are used in the instruction set descriptions which are defined here:

aa. A two bit field within an opcode which selects the basic addressing mode user. This field is only present in those opcodes which allow address mode options. The encoding of the field is as follows:

aa	Addressing mode
00	Register direct
01	Immediate
10	Indirect
11	Indexed

The selection between indirect and indirect with auto-increment or between short and long indexing is done based on the least significant bit of the instruction byte which follows the opcode. This type selects the 16-bit register which is to take part in the address calculation. Since the 8096 requires that words be aligned on even byte boundaries this bit would be otherwise unused.

**breg.** A byte register in the internal register file. When confusion could exist as to whether this field refers to a source or a destination register it will be prefixed with an "S" or a "D."

baop. A byte operand which is addressed by any of the address modes discussed in section 3.2.

**bitno.** A three bit field within an instruction op-code which selects one of the eight bits in a byte.

wreg. A word register in the internal register file. When confusion could exist as to whether this field refers to a source register or a destination register it will be prefixed with an "S" or a "D."

waop. A word operand which is addressed by any of the address modes discussed in section 3.2.

Lreg. A 32-bit register in the internal register file.

**BEA.** Extra bytes of code required for the address mode selected.

CEA. Extra state times (cycles) required for the address mode selected.

cadd An address in the program code.

Flag Settings. The modification to the flag setting is shown for each instruction. A checkmark ( $\checkmark$ ) means that the flag is set or cleared as appropriate. A hyphen means that the flag is not modified. A one or zero (1) or (0) indicates that the flag will be in that state after the instruction. An up arrow ( $\uparrow$ ) indicates that the instruction may set the flag if it is appropriate but will not clear the flag. A down arrow ( $\downarrow$ ) indicates that the flag can be cleared but not set by the instruction. A question mark (?) indicates that the flag will be left in an indeterminant state after the operation.

Generic Jumps and Calls. The assembler for the 8096 provides for generic jumps and calls. For all of the conditional jump instructions a "B" can be substituted for the "J" and the assembler will generate a code sequence which is logically equivalent but can reach anywhere in the memory. A JH can only jump about 128 locations from the current program counter; a BH can jump anywhere in memory. In a like manner a BR will cause a SJMP or LJMP to be generated as appropriate and a CALL will cause a SCALL or LCALL to be generated. The assembler user guide (see section 3.0) should be consulted for the algorithms used by the assembler to convert these generic instructions into actual machine instructions.

Indirect Shifts. The indirect shift operations use registers 24 through 255 (18H–0FFH), since 0–15 are direct operators and registers 16 through 23 are Special Function Registers. Note that indirect shifts through SFRs are illegal operations.

The maximum shift count is 31 (1FH). Count values above this will be truncated to the 5 least significant bits.

## 3.13.1. ADD (Two Operands) — ADD WORDS TVE GGA -- (abnessed owt) SGGA .8.81.6

Comparison of the sum of the two word operands is stored into the destination

(leftmost) operand.

 $(DEST) \leftarrow (DEST) + (SRC)$ 

**Assembly Language Format:** 

SRC DST

ADD wreg, waop

Object Code Format: 011001aa ][ waop ][ wreg ]

Bytes: 2+BEAABB+S casty8

States: 4+CEA

1	-FI	ags /	Affec	ted-	
Z	N	C	V	VT	ST
1	1	1	1	1	V-

## 3.13.2. ADD (Three Operands) — ADD WORDS YE GGA — (shreego sensit) 8GGA .A.St.&

Operation: The sum of the second and third word operands is stored into the destination (leftmost) operand.

$$(DEST) \leftarrow (SRC1) + (SRC2)$$

Assembly Language Format: DST SRC1 SRC2 described and appropriate the second and appropriate the secon

ADD Dwreg, Swreg, waop

Object Code Format: [ 010001aa ][ waop ][ Swreg ][ Dwreg ]

Bytes: 3+BEA 38+8 201/8 States: 5+CEAABO+8 selate

Flags Affected-C V VT ST Z N

# 3.13.3. ADDB (Two Operands) — ADD BYTES3000W QQA — (sbristed) owt) QQA ... (sbristed) owt) QQA ... (sbristed)

of Operation: The sum of the two byte operands is stored into the destination (leftmost) operand and (leomited)

 $(DEST) \leftarrow (DEST) + (SRC)$ 

**Assembly Language Format:** 

SRC DST

baop

ADDB breg,

Object Code Format: [ 011101aa ][ baop ][ breg ] of shoot basido

Bytes: 2+BEAABB+S :aen/8

States: 4+CEAABO + A ragistal

	—FI	ags /	Affec	ted	1	1
Z	N	C	V	VT	ST	Z
/	-/	1	1	1	V-I	1

# 3.13.4. ADDB (Three Operands) — ADD BYTESROW QQA — (abrished 0 sendt) QQA (S.Et.s.

end of the second and third byte operands is stored into the destination (leftmost) operand.

 $(DEST) \leftarrow (SRC1) + (SRC2)$ 

Assembly Language Format: SOR2 DST SRC1 SRC2 samp a payonal videocaA

ADDB Dbreg, Sbreg, baop

Object Code Format: [ 010101aa ][ baop ][ Sbreg ][ Dbreg ]

Bytes: 3+BEAABB+6 :astyB

States: 5+CEAABO + 2 :astate

-	-FI	ags /	Affec	ted-	1
Z	N	C	VV	VT	ST
1	1	1	1	1	\ <u>-</u>

### 3.13.5. ADDC — ADD WORDS WITH CARRY MA JACIDOJ — (sbristog) owl) CMA X.81.8

Operation: The sum of the two word operands and the carry flag (0 or 1) is

of some of the destination (leftmost) operand.

 $(DEST) \leftarrow (DEST) + (SRC) + C$ 

Assembly Language Format: DST SRC

ADDC wreg,

waop

Object Code Format: [ 101001aa ] [ waop ] [ wreg ]

Bytes: 2+BEA secontro 1 tramo dood tooldo, States: 4+BEA

> -Flags Affected-C Z ST N

### 3.13.6. ADDCB — ADD BYTES WITH CARRY

Operation: The sum of the two byte operands and the carry flag (0 or 1) is

stored into the destination (leftmost) operand.

disk it is bed aborated order (DEST) ← (DEST) + (SRC) + C

**Assembly Language Format:** 

in all other bit positions. The result is stored into the des SRC

> ADDCB breg, baop

Object Code Format: [ 101101aa ][ baop ][ breg ]

Bytes: 2+BEA States: 4+CEA

-Flags Affected-Z N C

### 3.13.7. AND (Two Operands) — LOGICAL AND WORDS TIM EDROW COA - ODGA - 3.81.8

Operation: The two word operands are ANDed, the result having a 1 only in all other bit positions where both operands had a 1, with zeroes in all other bit positions. The result is stored into the destination (leftmost) operand.

(DEST) ← (DEST) AND (SRC) demo- spaugas I vidasesA

**Assembly Language Format:** 

DST SRC

AND wreg, waop and I damed should belde

Object Code Format: [ 011000aa ][ waop ][ wreg ]

Bytes: 2+BEA States: 4+CEA

1-1	-Fl	ags A	Affec	ted-	1
Z	N	C	V	VT	ST
/	1	0	0	-	-

# 3.13.8. AND (Three Operands) — LOGICAL AND WORDS

Operation: The second and third word operands are ANDed, the result having a 1 only in those bit positions where both operands had a 1, with zeroes in all other bit positions. The result is stored into the des-

tination (leftmost) operand.

(DEST) ← (SRC1) AND (SRC2)

**Assembly Language Format:** 

DST SRC1 SRC2

AND Dwreg, Swreg, waop

Object Code Format: [ 010000aa ][ waop ][ Swreg ][ Dwreg ]

Bytes: 3+BEA States: 5+CEA

	-FI	ags A	Affec	ted-	
Z	N	С	V	VT	ST
1	/	0	0	-	-

# 3.13.9. ANDB (Two Operands) — LOGICAL AND BYTES HOMARS — (toeribni) AS . 11.81.8

Desired of the ball Operation: The two byte operands are ANDed, the result having a 1 only in those bit positions where both operands had a 1, with zeroes in all other bit positions. The result is stored into the destination (leftmost) operand.

(DEST) ← (DEST) AND (SRC) Section 2 of the second of the

**Assembly Language Format:** 

DST Object Code Format: [ 11100982

ANDB breg, baop

Object Code Format: [ 011100aa ] [ baop ] [ breg

Bytes: 2+BEA States: 4+CEA

Flags Affected Z N C V VT ST 0 0

# 3.13.10. ANDB (Three Operands) — LOGICAL AND BYTES

Operation: The second and third byte operands are ANDed, the result having a 1 only in those bit positions where both operands had a 1, with zeroes in all other bit positions. The result is stored into the destination (leftmost) operand.

(DEST) ← (SRC1) AND (SRC2)

**Assembly Language Format:** 

DST SRC1 SRC2

ANDB Sbreg, Dbreg, baop

Object Code Format: [ 010100aa ][ baop ][ Sbreg ][ Dbreg ]

Bytes: 3+BEA States: 5+CEA

Flags Affected-C V VT ST Z N 0 0

of vision is privated if Operation: The execution continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of second of the continues at the address specified in the operand of the continues at the address specified in the operand of the continues at the address specified in the operand of the continues at the address specified in the operand of the continues at the address specified in the operand of the continues at the address specified in the operand of the continues at the continues at the address specified in the operand of the continues at the continu

PC ← (DEST) menous (teamfiel)

Assembly Language Format: BR [wreg] (1230) - (1230)

Object Code Format: [ 11100011 ] [wreg]

Bytes: 2

De States: 8 ad | | secorito | :termo de boo toeido

Flags Affected

Z N C V VT ST

- - - - - - -

### 3.13.12. CLR — CLEAR WORD


Operation: The value of the word operand is set to zero.

3.13.10. ANDB (Three Operands) — LOGICAL AND BYTES (DEST)  $\rightarrow$  (TEST)

Assembly Language Format: CLR wreg

Object Code Format: [ 00000001 ][ wreg ]

Bytes: 2 States: 4



### MCS®-96 SOFTWARE DESIGN INFORMATION

#### 3.13.13. CLRB — CLEAR BYTE

Operation: The value of the byte operand is set to zero.

(DEST) ← 0

Assembly Language Format: CLRB breg

Object Code Format: [ 00010001 ][ breg | ] | seemed abod socido

Assembly Language Formet: CLRVT

Bytes: 2 States: 4

-Flags Affected-ZNC VT ST 1 0 0 0

### 3.13.14. CLRC — CLEAR CARRY FLAG

eeb ed mod belos Operation: The value of the carry flag is set to zero.

tination (leftmost) word operand. The flags are altered but the operands remain unaffected. As carry flag is set as complement

Assembly Language Format: CLRC

Object Code Format: [ 11111000 () H2) — (T230)

Bytes: 1 OR8 Assembly Language Format: DST

States: 4



### MCS®-96 SOFTWARE DESIGN INFORMATION

### 3.13.15. CLRVT — CLEAR OVERFLOW TRAP

Operation: The value of the overflow-trap flag is set to zero.

 $VT \leftarrow 0$ 

**Assembly Language Format: CLRVT** 

Object Code Format: [ 11111100 ] 10001000 ] ttermof shoot tested

Bytes: 1 States: 4

	-FI	ags /	Affec	ted-		1
Z	N	C	V	VT	ST	108
-			0-	0	04	1

### 3.13.16. CMP — COMPARE WORDS

Operation: The source (rightmost) word operand is subtracted from the des-

tination (leftmost) word operand. The flags are altered but the operands remain unaffected. The carry flag is set as complement

Object Code Format: | 11111000

of borrow.

(DEST) - (SRC)

Assembly Language Format: DST SRC

CMP wreg, waop

Object Code Format: [ 100010aa ][ waop ][ wreg ]

Bytes: 2+BEA

States: 4+CEA

	-FI	ags A	Affec	ted-	
Z	N	C	٧	VT	ST
/	/	/	/	1	-

#### 3.13.17. CMPB — COMPARE BYTES

Operation: The source (rightmost) byte operand is subtracted from the des-

tination (leftmost) byte operand. The flags are altered but the operands remain unaffected. The carry flag is set as complement

of borrow.

**Assembly Language Format:** 

DST SRC

baop

CMPB breg,

Object Code Format: [ 100110aa ][ baop ][ breg ]

Bytes: 2+BEA States: 4+CEA

	-FI	ags A	Affec	ted-	
Z	N	С	٧	VT	ST
1	/	/	/	1	-

# 3.13.18. DEC — DECREMENT WORD

Operation: The value of the word operand is decremented by one.

 $(DEST) \leftarrow (DEST) - 1$ 

Assembly Language Format: DEC wreg

Object Code Format: [ 00000101 ][ wreg ]

Bytes: 2 States: 4

	-FI	ags A	Affec	ted-	
Z	N	C	٧	VT	ST
/	/	/	/	1	-

### 3.13.19. DECB — DECREMENT BYTE

Operation: The value of the byte operand is decremented by one.

memeigmos es tes el pañ ymas (DEST) ← (DEST) — 1

Assembly Language Format: DECB breg

Object Code Format: [ 00010101 ][ breg ]

Bytes: 2 States: 4 Gamo against videssa A

Flags Affected

Z N C V VT ST

/ / / / / ↑ -

### 3.13.20. DI — DISABLE INTERRUPTS

Operation: Interrupts are disabled. Interrupt-calls will not occur after this

instruction.

Interrupt Enable (PSW.9) ← 0

Assembly Language Format: DI

Object Code Format: [ 11111010 []230) -> (T230)

Bytes: 1 States: 4 Totococo J stamp 4 ebo3 foeld0

Flags Affected

Z N C V VT ST

- - - - - - -

#### 3.13.21. DIV — DIVIDE INTEGERS

A 19UOD notified Operation: This instruction divides the contents of the destination LONGbearing and an electron of the INTEGER word operand, using signed arithmetic. The low order word of the destination are the light order word with the lower address) will contain the quotient; the high order word will contain the remainder.

(ORE) GO (low word DEST) ← (DEST) / (SRC)

with a bound beam of the control of t

Assembly Language Format:

**Assembly Language Format:** 

DST SRC UVIC

DIV Ireg, waop

Object Code Format: [ 11111110 ][ 100011aa ][ waop ][ Ireq ]

Bytes: 2+BEA + 35 aers/3 States: 29 + CEA

1	Fla	ags /	Affec	ted-	4
Z	N	C	V	VT	ST
_	-	-	?	1	-

#### 3.13.22. DIVB — DIVIDE SHORT-INTEGERS

Operation: This instruction divides the contents of the destination INTEGER operand by the contents of the source SHORT-INTEGER operand by the contents of the source SHORT-INTEGER operand and, using signed arithmetic. The low order byte of the destination destination destination by the content of the source SHORT-INTEGER operand and arithmetic. The low order byte of the destination destination destination by the source SHORT-INTEGER operand and arithmetic operand by the source SHORT-INTEGER operand and arithmetic operand by the contents of the destination INTEGER operand by the source SHORT-INTEGER operand by the source SHORT-INTEGER operand by the source SHORT-INTEGER operand by the contents of the source SHORT-INTEGER operand by the sourc

(OR (low byte DEST) ← (DEST) / (SRC)

(OR2) O (high byte DEST) ← (DEST) MOD (SRC)

The above two statements are performed concurrently.

**Assembly Language Format:** 

DST SRC

DIVB wreg, baop

Object Code Format: [ 111111110 ][ 100111aa ][ baop ][ wreg ]

Bytes: 2+BEA Bytes: 2+BEA Bytes: 21 + CEA

1	—FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
-	-	1	?	1	+

#### 3.13.23. DIVU - DIVIDE WORDS

Operation: This instruction divides the content of the destination DOUBLE-1900 blow RECETAL and to all WORD operand by the contents of the source WORD operand, notice and to blow technological unsigned arithmetic. The low order word will contain the the the think order word will contain the remainder.

(low word DEST) ← (DEST)/(SRC)
(high word DEST) ← (DEST) MOD (SRC)

(DEST) ← (DEST) MOD (SRC)

Assembly Language Format: DST SRC

DIVU Ireg, waop

Object Code Format: [ 100011aa ][ waop ][ Ireq ]

Bytes: 2+BEA
States: 25 + CEA + 2 :set/8

		ags A	Alleci	leu	
Z	N	C	V	VT	ST
41	STI	VI	11	1	11

### 3.13.24. DIVUB — DIVIDE BYTES

Operation: This instruction divides the contents of the destination WORD operand by the contents of the source BYTE operand, using unsigned and the structure of the source BYTE operand, using unsigned and the structure of the source BYTE operand, using unsigned and the signed arithmetic. The low order byte of the destination (i.e., the out method with the lower address) will contain the quotient; the high order byte will contain the remainder.

(DR (low byte DEST) ← (DEST) / (SRC)
(DRS) (DRS) (DRST) ← (DEST) MOD (SRC)

When the performed concurrently.

Assembly Language Format: DST SRC

DIVUB wreg, baop

Object Code Format: [ 100111aa ][ baop ][ wreg ]

Bytes: 2+BEA States: 17 + CEA

Flags Affected

Z N C V VT ST

- - - / ↑ -

# 3.13.25. DJNZ — DECREMENT AND JUMP IF NOT ZERO MI GHETKE MOIS — TXE AREELE

Operation: The value of the byte operand is decremented by 1. If the result is not equal to 0, the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to +127. If the result of the decrement is zero then control passes to the next sequential instruction.

 $\begin{array}{l} ({\sf COUNT}) \leftarrow ({\sf COUNT}) - 1 \\ \text{if } ({\sf COUNT}) <>0 \text{ then} \\ {\sf PC} \leftarrow {\sf PC} + \text{disp (sign-extended to 16 bits)} \\ \text{end}\_\text{if} \end{array}$ 

Assembly Language Format: DJNZ breg,cadd

Object Code Format: [ 11100000 ][ breg ][ disp ]

Bytes: 3 States: Jump Not Taken: 5 Jump Taken: 9

# 3.13.26. EI - ENABLE INTERRUPTS - (T230 and doin)

**Operation:** Interrupts are enabled following the execution of the next statement. Interrupt-calls cannot occur immediately following this instruction.

Interrupt Enable (PSW.9) —1

Assembly Language Format: El

Object Code Format: [ 11111011 ]

Bytes: 1 States: 4

Flags Affected

Z N C V VT ST

- - - - - -

### 3.13.27. EXT — SIGN EXTEND INTEGER INTO LONG-INTEGER MARGING - XMLO 25.81.

Operation: The low order word of the operand is sign-extended throughout

of notional and to one and me the high order word of the operand.

leads to pust ent of noncourant aint if (low word DEST) < 8000H then lead to huge ent it 300 + or 8 (high word DEST) ← 0

rement is zero then contested to the next sequential

(high word DEST) ← 0FFFFH

end\_if

Assembly Language Format: EXT | Ireg | 10 < > (TVIUOO) | 11

Object Code Format: [ 00000110 ][ Ireg ]

Bytes: 2 States: 4

### 3.13.28. EXTB — SIGN EXTEND SHORT-INTEGER INTO INTEGER

**Operation:** The low order byte of the operand is sign-extended throughout the high order byte of the operand.

Assembly Language Formati DJNZ breg,cadd

Assembly Language Formet: El

if (low byte DEST)<80H then
(high byte DEST) ← 0 USBSTM SISAMS — IS .85.51.5

else

(high byte DEST) ← 0FFH

end\_if

Assembly Language Format: EXTB wreg

Object Code Format: [ 00010110 ][ wreg ]

Bytes: 2

States: 4

### 3.13.29. INC - INCREMENT WORD

Operation: The value of the word operand is incremented by 1.

-ong ent of below at tedal tegral and to more ent of this institution of the ent of the one ent of the one of

Assembly Language Format: INC wreg

Object Code Format: [ 00000111 ][ wreg

Bytes: 2 Galb + 39 - 39

Flags Affected

Z N C V VT ST

V V V T ST

## 3.13.30. INCB — INCREMENT BYTE

Operation: The value of the byte operand is incremented by 1.

 $(DEST) \leftarrow (DEST) + 1$ 

Assembly Language Format: INCB breg

Object Code Format: [ 00010111 ][ breg ]

Bytes: 2 States: 4

I		—Fl	ags A	Affec	ted-	
	Z	N	С	V	VT	ST
1	/	/	/	/	1	-

Operation: The specified bit is tested. If it is clear (i.e., 0), the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to + 127. If the bit is set (i.e., 1), control passes to the next sequential instruction.

> if (specified bit) = 0 then PC ← PC + disp (sign-extended to 16 bits)

Assembly Language Format: JBC breg.bitno.cadd

Object Code Format: [ 00110bbb ][ breg ][ disp ]

where bbb is the bit number within the specified register.

3

Bytes:

States: Jump Not Taken: 5

Jump Taken:

1		-FI	ags /	Affec	ted-	21	3.13.30. INCB - INCREMENT BY
-	Z	N	С	V	VT	ST	of challenger
-	-	-	-	-	-	-	at acomingo

#### 3.13.32. JBS — JUMP IF BIT SET

Operation: The specified bit is tested. If it is set (i.e., 1), the distance from restruction to the target label is added to the proof noticultant aid to one out ma gram counter, effecting the jump. The offset from the end of this ones entitle XST+ of 8ST- to apprinstruction to the target label must be in the range of -128 to Istraeupes txen ent of seesan +127. If the bit is clear (i.e., 0), control passes to the next sequential instruction.

> if (specified bit) = 1 then PC ← PC + disp (sign-extended to 16 bits)

Assembly Language Format: JBS breg,bitno,cadd bao 36 samo apagena fyldmeach

Object Code Format: [ 00111bbb ][ breg ][ disp ]

where bbb is the bit number within the specified register.

States: Jump Not Taken: 4 Bytes: States: Jump Not Taken: 5

Jump Taken: 9

1	FI	ags A	Affect	ed-	4
Z	N	C	٧	VT	ST
-	-	-	-	-	-

# 3.13.33. JC — JUMP IF CARRY FLAG IS SET: SET AS A DEMONS OF MALE ... BOL . SE ET E

Operation: If the carry flag is set (i.e., 1), the distance from the end of this nethuso merpong entrol bebbs at instruction to the target label is added to the program counter, of notion tend in the end of this instruction to and if TST+ of 8ST- to epos the target label must be in the range of -128 to +127. If the islineuped txon entrol egazago ion carry flag is clear (i.e., 0), control passes to the next sequential instruction.

if 
$$C = 1$$
 then PC  $\leftarrow$  PC + disp (sign-extended to 16 bits)

Assembly Language Format: JC cadd

Bytes:

States: Jump Not Taken: 4 Jump Taken:

Flags Affected-C V VT ST Z N

#### 3.13.34. JE - JUMP IF EQUAL

Operation: If the zero flag is set (i.e., 1), the distance from the end of this ong and of bebbs at ledst legisl instruction to the target label is added to the program counter, eld to bus ent most team of this instruction to of 881 - 10 spins) and it is distributed target label must be in the range of -128 to +127. If the zero flag is clear (i.e., 0), control passes to the next sequential instruction. Additional Islamup

Assembly Language Format: JE cadd DBB contid perd 28L :fermo4 egaupris. Lyldmees A

Object Code Format: [ 11011111 ] [ disp ] O ] damo 3 ebo3 feeld0

wheeler believes and min Bytes: mun tid eff at ddd 2 arlw States: Jump Not Taken: 4

Jump Taken:

8

Z	N	C	V	VT	ST
-	+	-	. +	1 +	-

# 3.13.35. JGE — JUMP IF SIGNED GREATER THAN OR EQUAL AND ALIGNMENT OF SIGNED GREATER THAN OR SIGNED SIGNED SIGNED SIGNED SIGNED SIGNED SIGNED SIGNED SIGNED SIGNE

Operation: If the negative flag is clear (i.e., 0), the distance from the end of this instruction to the target label is added to the program counter, of notional end to be self mo effecting the jump. The offset from the end of this instruction to and if  $\sqrt{3}$  the degree label must be in the range of -128 to +127. If the Isimouped then entrol seeded in negative flag is set (i.e., 1), control passes to the next sequential instruction.

Assembly Language Format: JC cadd

if 
$$N = 0$$
 then PC  $\leftarrow$  PC + disp (sign-extended to 16 bits)

Assembly Language Format: JGE cadd

Object Code Format: [ 11010110 ][ disp ] | disp ]

2 18 Bytes: States: Jump Not Taken: 4

Jump Taken: 8

Flags Affected-C V VT ST Z N

### 3.13.36. JGT — JUMP IF SIGNED GREATER THAN 222J GRADIO TO MUL - ZUL 288.81.8

ent (f.,e.f) les em **Operation:** If both the negative flag and the zero flag are clear (i.e., 0), the beabs at ledst legal ent of noise distance from the end of this instruction to the target label is added ent mont testio ent. The offset from the loagust ent at editional entry to the program counter, effecting the jump. The offset from the loagust entry ledst legend of this instruction to the target label must be in the range of this path ones entry bas periods are set and counter (i.e., 1,) control passes to the next sequential instruction.

if 
$$N = 0$$
 AND  $Z = 0$  then  $M$  (clid 3) of belone  $PC \leftarrow PC + disp$  (sign-extended to 16 bits)

Assembly Language Format: JGT cadd

Object Code Format: [ 11010010 ] [ disp ] | disp |

Bytes: 2 1/8

States: Jump Not Taken: 4

Jump Taken: 8

Flags Affected

Z N C V VT ST

- - - - - - -

# 3.13.37. JH — JUMP IF HIGHER (UNSIGNED)

Operation: If the carry flag is set (i.e., 1), but the zero flag is not, the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to +127. If either the carry flag is clear or the zero flag is set, control passes to the next sequential instruction.

Assembly Language Format: JH cadd

Object Code Format: [ 11011001 ][ disp ]

Bytes: 2

States: Jump Not Taken: 4

Jump Taken:

Ma.	1.0	ags /	THEC	leu	
Z	N	C	V	VT	ST
	_		1		1

### 

of the self of the

if N = 1 OR Z = 1 then = 
$$\square$$
 (and 3) of behavior PC  $\leftarrow$  PC + disp (sign-extended to 16 bits)

Assembly Language Format: JLE cadd

Object Code Format: [ 11011010 ] [ disp ( ) to learn a social code format.

Bytes: 2 / 2 States: Jump Not Taken: 4

Jump Taken: 8

	-FI	ags A	Affec	ted-	
Z	N	C	٧	VT	ST
+	+ +	-	+	-	+

### 3.13.39. JLT — JUMP IF SIGNED LESS THAN

Operation: If the negative flag is set (i.e., 1), the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to +127. If the negative flag is clear (i.e., 0), control passes to the next sequential instruction.

Assembly Language Format: JH cadd

if N = 1 then 
$$PC \leftarrow PC + disp$$
 (sign-extended to 16 bits)

Assembly Language Format: JLT cadd

Object Code Format: [ 11011110 ][ disp ]

Bytes: 2 States: Jump Not Taken: 4 Jump Taken: 8

Flags Affected

Z N C V VT ST

- - - - - - -

### 3.13.40. JNC - JUMP IF CARRY FLAG IS CLEAR) ASHOLIN TOW IS TAKEN. - HILL SALET.

Operation: If the carry flag is clear (i.e., 0), the distance from the end of this leads to be a solution and instruction to the target label is added to the program counter, must really end on the effecting the jump. The offset from the end of this instruction to again and in education to the target label must be in the range of -128 to +127. If the positions are instruction.

if C = 0 then  $\subseteq RO = 0$  (and of a behavior  $PC \leftarrow PC + disp$  (sign-extended to 16 bits)

Assembly Language Format: JNC cadd

Bytes: 2 States: Jump Not Taken: 4

Jump Taken: 8

	—FI	ags A	Affect	ted	-
Z	N	C	V	VT	ST
+	-	-		-	+

#### 3.13.41. JNE — JUMP IF NOT EQUAL

not passes to the next sequential

Operation

Operation: If the zero flag is clear (i.e., 0), the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to +127. If the zero flag is set (i.e., 1), control passes to the next sequential instruction.

Assembly Language Format: JNE cadd

Object Code Format: [ 11010111][ disp ]

Bytes: 2 States: Jump Not Taken: 4

Jump Taken:

Flags Affected

Z N C V VT ST

- - - - - -

# 3.13.42. JNH — JUMP IF NOT HIGHER (UNSIGNED) A 17 YEAR OF THE COLOR OF

Operation: If either the carry flag is clear (i.e., 0), or the zero flag is set (i.e., 1), the distance from the end of this instruction to the target label is added to program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range

is not, control passes to the next sequential instruction.

if 
$$C = 0$$
 OR  $Z = 1$  then  $O$  if  $C = 0$  OR  $C = 1$  then  $C = 0$  OR  $C = 1$  then  $C = 0$  OR  $C =$ 

Assembly Language Format: JNH cadd

Bytes: 2 4

States: Jump Not Taken: 4

Jump Taken: 8

	-Fla	ags A	Affect	ted-	
Z	N	C	V	VT	ST
-	-	-	+	-	-

#### 3.13.43. JNST — JUMP IF STICKY BIT IS CLEAR

Operation: If the sticky bit flag is clear (i.e., 0), the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to +127. If the sticky bit flag is set (i.e., 1), control passes to the next sequential instruction.

SASAR JULE ... HURR IF MOT POULL

Assembly Language Format: JNST cadd

Object Code Format: [ 11010000 ][ disp ]

Bytes:

States: Jump Not Taken: 4

Jump Taken:

	-FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
					1

### 3.13.44. JNV — JUMP IF OVERFLOW FLAG IS CLEARING YHORTE THE MULL — TEU . SA. CLE

to be self-more of Operation: If the overflow flag is clear (i.e., 0), the distance from the end of permission of the program counter, of notice and to be self-more effecting the jump. The offset from the end of this instruction to end if 1.551 of 651 is opened to the target label must be in the range of -128 to +127. If the labelled the program counter, or notice and the program counter and the program counter, or notice and the program counter and the program count

if 
$$V = 0$$
 then result is  $T_{cons}^{(1)} = T_{cons}^{(2)} = T_{cons}^{(3)} = T_{cons}^{(4)} = T_{cons}^{(4$ 

Assembly Language Format: JNV cadd

Object Code Format: [ 11010101 ][ disp [] | disp [] | disp [] |

Bytes: 2 States: Jump Not Taken: 4 Jump Taken: 8

Flags Affected

Z N C V VT ST

- - - - - - -

#### 3.13.45. JNVT — JUMP IF OVERFLOW TRAP IS CLEAR OUTBRING THE SMALL -- VI. THE ELECTRIC TRAP IS CLEAR OUTBRING THE TRAP IS CLEAR OUTBRING

Operation: If the overflow trap flag is clear (i.e., 0), the distance from the end of this instruction to the target label is added to the program of notional and to be entire counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to the program of the p

Assembly Language Format: JNVT cadd bbab VL stamo-Tepaupas LydmassA

Bytes: 2 States: Jump Not Taken: 4

Jumps Taken:

	-FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
-	+-	+ -	+	0	+-

To be add more so Operation: If the sticky bit flag is set (i.e., 1), the distance from the end of as instruction to the target label is added to the program counter. of noticentant airti to be a self me effecting the jump. The offset from the end of this instruction to and II.  $\sqrt{2}$  1 + of 8 2 - to some the target label must be in the range of -128 to +127. If the learnauped than of easted lowesticky bit flag is clear (i.e., 0), control passes to the next sequential instruction.

> if ST = 1 then month 0 = V to PC ← PC + disp (sign-extended to 16 bits)

> > 2

Assembly Language Format: JST cadd

Object Code Format: [ 11011000 ] [ disp [] ] damed about the do

Bytes:

States: Jump Not Taken: 4

Jump Taken: 8

-	—Fla	ags A	Affect	ted-	
Z	N	C	V	VT	ST
+	+	_	+	-	-

#### 3.13.47. JV — JUMP IF OVERFLOW FLAG IS SETT WOLFFRENCH = TVML . EARLY .

Operation: If the overflow flag is set (i.e., 1), the distance from the end of this mission and of babbs at ledst instruction to the target label is added to the program counter, all said to be self-and leadle effecting the jump. The offset from the end of this instruction to of 851 - to egrist and all all the target label must be in the range of -128 to +127. If the of eases lostness (t. .....) les a overflow flag is clear (i.e., 0), control passes to the next sequential instruction. Suppose twee edit

if 
$$V = 1$$
 then  $PC \leftarrow PC + disp$  (sign-extended to 16 bits)

Assembly Language Format: JV cadd bbsa TVVI dismod speudonal videose A

Bytes: 2

States: Jump Not Taken: 4

Jump Taken:

	-FI	ags A	Affec	ted-	
Z	N	C	٧	VT	ST
+	+ (	-	+		+

### 3.13.48. JVT — JUMP IF OVERFLOW TRAP IS SET

Operation: If the overflow flag is set (i.e., 1), the distance from the end of this instruction to the target label is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the range of -128 to +127. If the overflow trap flag is clear (i.e., 0), control passes to the next sequential instruction.

> if VT = 1 then PC ← PC + disp (sign-extended to 16 bits)

Assembly Language Format: JVT cadd

Object Code Format: [ 11011100 ][ disp ]

Bytes: 2 States: Jump Not Taken: 4

Jump Taken: 8

	—Fla	ags A	Affect	ed-	
Z	N	C	٧	VT	ST
-	-	_	-	0	-

#### 3.13.49. LCALL — LONG CALL

Operation: The contents of the program counter (the return address) is pushed onto the stack. Then the distance from the end of this instruction to the target label is added to the program counter, effecting the call. The operand may be any address in the entire address space.

> SP ← SP - 2 ABO + A :aefatê (SP) ← PC PC ← PC + disp

Assembly Language Format: LCALL cadd

Object Code Format: [ 11101111 ][ disp-low ][ disp-hi ]

Bytes: 3 States: Onchip stack: 13 Offchip stack: 16

Flags Affected-Z C ST

### 3.13.50. LD — LOAD WORD

Operation: The value of the source (rightmost) word operand is stored into

end if TST + of 8ST - to goner (DEST) - (SRC) del teoret ent

**Assembly Language Format:** 

DST SRC

LD wreg, waop

Object Code Format: [ 101000aa ][ waop ][ wreg ]

Bytes: 2+BEA States: 4+CEA

	-FI	ags A	Affec	ted-	. 043
Z	N	C	٧	VT	ST
-	:ne	BII	DNT 0	Mul	1891

### 3.13.51. LDB — LOAD BYTE

**Operation:** The value of the source (rightmost) byte operand is stored into the destination (leftmost) operand.

noltouniani

 $(DEST) \leftarrow (SRC)$ 

Assembly Language Format: DST SRC SRC SRC SRC

is added to the program counter,


DST LDB breg,

baop

Object Code Format: [ 101100aa ][ baop ][ breg ]

Bytes: 2+BEA

States: 4+CEA



# 3.13.52. LDBSE — LOAD INTEGER WITH SHORT-INTEGER 91401 DMOJ -- 9141 ABOUT

ledis legist on of **Operation:** The value of the source (rightmost) byte operand is sign-extended byte operand is sign-extended byte operand in the destination (leftmost) word operand.

(low byte DEST) ← (SRC) if (SRC) < 80H then (high byte DEST) ← 0

(high byte DEST) ← 0FFH end\_if

**Assembly Language Format:** 

DST SRC

LDBSE wreg, baop

Object Code Format: [ 101111aa ] [ baop ] [ wreg ]

Bytes: 2+BEA States: 4+CEA

# 3.13.53. LDBZE — LOAD WORD WITH BYTE

Operation: The value of the source (rightmost) byte operand is zero-extended and stored into the destination (leftmost) word operand.

(low byte DEST) ← (SRC) (high byte DEST) ← 0

**Assembly Language Format:** 

DST SRC

LDBZE wreg, baop

Object Code Format: [ 101011aa ][ baop ][ wreg ]

Bytes: 2+BEA States: 4+CEA

### 3.13.54. LJMP — LONG JUMP ASDSTWI-TROMS HTIW ASDSTWI GAOJ — SASGJ J.SASF.C.

Department of the distance from the end of this instruction to the target label

LDBSE wreg,

brown discombined is added to the program counter, effecting the jump. The operand may be any address in the entire address space.

PC ← PC + disp 8 > (OR2) 1

Assembly Language Format: LJMP cadd

Object Code Format: [ 11100111 ][ disp-low ][ disp-hi ]

Bytes: 3 States: 8

Flags Affected Z N C VT ST

### 3.13.55. MUL (Two Operands) — MULTIPLY INTEGERS

Operation: The two INTEGER operands are multiplied using signed arithmetic and the 32-bit result is stored into the destination (leftmost) LONG-INTEGER operand. The sticky bit flag is undefined after

the instruction is executed.

bebasive-orax al businego etyd (te (DEST) ← (DEST) \* (SRC) and traditional

**Assembly Language Format:** 

DST SRC

MUL lreg, waop and wol)

Object Code Format: [ 11111110 ][ 011011aa ][ waop ][ lreg ]

Bytes: 3+BEA States: 29 + CEA

Flags Affected-C VT ST Z N

### 3.13.56. MUL (Three Operands) — MULTIPLY INTEGERS (abnexed Sentil) 8.304.88.81.8

Operation: The second and third INTEGER operands are multiplied using entropy of the second and the 32-bit result is stored into the destination (leftmost) INTEGER operand. The sticky bit flag is undefined after the instruction is executed.

(DEST) ← (SRC1) \* (SRC2)

Assembly Language Format: ORC IDST SRC1 SRC2 smrol apsugns. I vidmessA

MUL Ireg, wreg, waop

Object Code Format: [ 11111110 ][ 010011aa ][ waop ][ wreg ][ lreg ]

Bytes: 4+BEA States: 30 + CEA

	-FI	ags A	Affec	ted-	
Z	SNT	C	V	VT	ST
4	+ .	1	- +	+ + -	?

# 3.13.57. MULB (Two Operands) — MULTIPLY SHORT-INTEGERS 1000 CWT) UJUM .88.61.6

Operation: The two SHORT-INTEGER operands are multiplied using signed UCCI (teamler) notice the destination (left-and selfs bendering at gall and most) INTEGER operand. The sticky bit flag is undefined after the instruction is executed.

 $(DEST) \leftarrow (DEST) * (SRC)$ 

Assembly Language Format: DST SRC

MULB wreg, baop

Object Code Format: [ 11111110 ][ 0111111aa ][ baop ][ wreg ]

Bytes: 3+BEA
States: 21 + CEA

Flags Affected

Z N C V VT ST

- - - - ?

## 3.13.58. MULB (Three Operands) - MULTIPLY SHORT-INTEGERS Q 60107) JUM .35.61.6

Operation: The second and third SHORT-INTEGER operands are multiplied using signed arithmetic and the 16-bit result is stored into the destination (leftmost) INTEGER operand. The sticky bit flag is undefined after the instruction is executed.

 $(DEST) \leftarrow (SRC1) * (SRC2)$ 

Assembly Language Format: DST

DST SRC1 SRC2 tempo appropriate videoseA

MULB wreg, breg baop

Object Code Format: [ 11111110 ][ 0101111aa ][ baop ][ breg ][ wreg ]

Bytes: 4+BEA 38 44 28 48 States: 22 + CEA

### 3.13.59. MULU (Two Operands) — MULTIPLY WORDS (4 -- (abnume 0 court) 8.10M Na Etc.

Operation: The two WORD operands are multiplied using unsigned arithmetic and the 32-bit result is stored into the destination (leftmost) DOUBLE-WORD operand. The sticky bit flag is undefined after the instruction is executed.

 $(DEST) \leftarrow (DEST) * (SRC)$ 

**Assembly Language Format:** 

DST SRC

MULU Ireg, waop

Object Code Format: [ 011011aa ][ waop ][ Ireg ]

Bytes: 2+BEA 33+8 seet/8

States: 25 + CEA 15 1991818

Flags Affected

Z N C V VT ST

- - - - ?

# 3.13.60. MULU (Three Operands) — MULTIPLY WORDS (Sonstago earth) SUJUM .SB.CT.S

Operation: The second and third WORD operands are multiplied using un--flash and of the behalf at fluser and signed arithmetic and the 32-bit result is stored into the destination entire benilebriu al pail tid vooi (leftmost) DOUBLE-WORD operand. The sticky bit flag is undefined after the instruction is executed.

(DEST) < -- (SRC1) \* (SRC2)

MULU Ireg, wreg, waop

Object Code Format: [ 010011aa ] [ waop ] [ wreg ] [ lreg ]

Bytes: 3+BEA 38+8 3848 States: 26 + CEA

	-FI	ags A	Affect	ted-	
Z	N	C	٧	VT	ST
+ 9		1	+	1	?

# 3.13.61. MULUB (Two Operands) — MULTIPLY BYTES REDETINI ETAGEN -- DEM .E3.21.2

Operation: The two BYTE operands are multiplied using unsigned arithmetic

and the WORD result is stored into the destination (leftmost) operand. The sticky bit flag is undefined after the instruction is executed.

Object Code Format: 1

 $(DEST) \leftarrow (DEST) * (SRC)$ 

DST **Assembly Language Format:** SRC baop MULUB wreg,

Object Code Format: [ 011111aa ][ baop ][ wreg ]

Bytes: 2+BEA States: 17 + CEA

Flags Affected-C Z VT ST

### MCS®-96 SOFTWARE DESIGN INFORMATION

# 3.13.62. MULUB (Three Operands) - MULTIPLY BYTES (Spread of the Control of the Co

The second and third BYTE operands are multiplied using unnotable entrol on benote at the signed arithmetic and the WORD result is stored into the desti--ebru at osit tid voolte and the nation (leftmost) operand. The sticky bit flag is undefined after the instruction is executed.

(DEST) ← (SRC1) \* (SRC2)

Assembly Language Format: A DST SRC1 SRC2

MULUB wreg, breg, baop

Object Code Format: [ 010111aa ][ baop ][ breg ][ wreg ]

Bytes: 3+BEA 3 +8 20148 States: 18 + CEA

	—FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
+	+	-	+	+-	? -

### 3.13.63. NEG — NEGATE INTEGER 23TYS Y19TTJUM — (sonsteed owt) SUJUM 10.212

Operation: The value of the INTEGER operand is negated.

erand, The (TREID) - (TREID) Indefined after the Instruction is

Assembly Language Format: NEG wreg

Object Code Format: [ 00000011 ][ wreg ]

Bytes: 2 States: 4

13	—FI	ags /	Affec	ted-	110
Z	N	C	V	VT	ST
/	1	1	1	1	ilesii

# 3.13.64. NEGB — NEGATE SHORT-INTEGER 3.3TM-DMOJ 3.3LJAMROM — JMROM .00.61.6

Operation: The value of the SHORT-INTEGER operand is negated.

tee at pail ones end the accordance (DEST) ← - (DEST) is at

Assembly Language Format: NEGB breg

Object Code Format: [ 00010011 ][ breg ]

Bytes: 2 States: 4

Γ		-FI	ags A	Affec	ted-	W _ 1	
	Z	N	C	V	VT	ST	
T	/	/	/	/	1	-	
-		171	310	11	1111	0000	

# 3.13.65. NOP — NO OPERATION

Operation: Nothing is done. Control passes to the next sequential instruction.

Assembly Language Format: NOP

Object Code Format: [ 11111101 ]

Bytes: 1 States: 4

Flags Affected

Z N C V VT ST

# 3.13.66. NORML — NORMALIZE LONG-INTEGER DETM-TRONG ETADEM — 80EM .A&CL.C

Operation: The LONG-INTEGER operand is normalized; i.e., it is shifted to the left until its most significant bit is 1. If the most significant bit is still 0 after 31 shifts, the process stops and the zero flag is set. The number of shifts actually performed is stored in the second operand.

> Object Code Format: [ 00010011 ] [0 -> (TNUOD) do while (MSB(DEST) = 0) AND ((COUNT) < 31) (DEST) ← (DEST) \* 2 (COUNT) ← (COUNT) + 1 end\_while

Assembly Language Format: NORML Ireg.breg

Object Code Format: [ 00001111 ][ breg ][ lreg ]

Bytes: 3

States: 8 + No. of shifts performed

	-FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
1	?	0	.en	i <del>s-</del> de	or <del>d</del> ell

## 3.13.67. NOT — COMPLEMENT WORD

Operation: The value of the WORD operand is complemented: each 1 is

replaced with a 0, and each 0 with a 1.

(DEST) ← NOT(DEST)

Assembly Language Format: NOT wreg

Object Code Format: [ 00000010 ][ wreg ]

Bytes: 2 States: 4

	—FI	ags /	Affec	ted-	
Z	N	C	٧	VT	ST
/	/	0	0	-	-

# 3.13.68. NOTB — COMPLEMENT BYTE

Operation: The value of the BYTE operand is complemented: each 1 is re-

and and it is to less at its does a placed with a 0, and each 0 with a 1.

nothanitseb lanipho and seosing (DEST) ← NOT (DEST)

Assembly Language Format: NOTB breg

Object Code Format: [ 00010010 ][ breg ]

Bytes: 2
States: 4 ad ][ es001001 ] damed ebo0 toold0

Z	N	C	V	VT	ST
/	/	0	0	0013	-

### 3.13.69. OR - LOGICAL OR WORDS

Operation: The source (rightmost) WORD is ORed with the destination (left-

most) WORD operand. Each bit is set to 1 if the corresponding bit in either the source operand or the destination operand is 1.

the band is beasing bits begged. The result replaces the original destination operand.

(DEST) ← (DEST) OR (SRC)

**Assembly Language Format:** 

DST SRC 92 92

OR wreg, waop

Object Code Format: [ 100000aa ][ waop ][ wreg ]

Bytes: 2+BEA States: 4+CEA

# 3.13.70. ORB — LOGICAL OR BYTES

Operation: The source (rightmost) BYTE operand is ORed with the destination (leftmost) BYTE operand. Each bit is set to 1 if the cor-

responding bit in either the source operand or the destination operand was 1. The result replaces the original destination

Assembly Language Format: NOTB breg

Object Code Format: [

operand.

(DEST) ← (DEST) OR (SRC)

Assembly Language Format: ORB breg,baop

Object Code Format: [ 100100aa ][ baop ][ breg ]

Bytes: 2+BEA

States: 4+CEA

-	-FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
/	/	0	0	-	-

3.13.69. OR - LOGICAL OR WORDS

Assembly Language Format: DST

# 3.13.71. POP - POP WORD III nos . bnsjego GAOW (laom

Operation: The word on top of the stack is popped and placed at the destination operand.

OR wreg.

Object Code Format: [ 100000aa ][ waop ][

 $(DEST) \leftarrow (SP)$  $SP \leftarrow SP + 2$ 

Assembly Language Format: POP waop

Object Code Format: [ 110011aa ][ waop ]

Bytes: A=0++1+BEA

States: Onchip Stack: 12+CEA

Offchip Stack 14+CEA

Flags Affected

Z N C V VT ST

- - - - - - -

# 3.13.72. POPF — POP FLAGS

secret is of les no Operation: The word on top of the stack is popped and placed in the PSW. tonness allos-foundful, beldesib a Interrupt calls cannot occur immediately following this instruction.

$$(PSW) \leftarrow (SP)$$
  
 $SP \leftarrow SP + 2$ 

Assembly Language Format: POPF

Object Code Format: [ 11110011 ] REPUR SEMENT AND A SEMEN

Bytes:

Object Code Format: [ 11110010 ] States: Onchip Stack: 9

Offchip Stack: 13

Z	N	C	V	VT	ST
/	/	1	1	1	1

# 3.13.73. PUSH — PUSH WORD

Operation: The specified operand is pushed onto the stack.

Assembly Language Format: PUSH waop

Object Code Format: [ 110010aa ][ waop ] A Hamio Agaugus I yidmoas A

Object Code Format: ABH-1,000 1 Bytes:

States: Onchip Stack: 8+CEA

Offchip Stack: 12+CEA

Z	N	С	٧	VT	ST
+	-	ENERGICA .	FIELD I	RELL	-

# 3.13.74. PUSHF — PUSH FLAGS

We'll and head Operation: The PSW is pushed on top of the stack, and then set to all zeroes.

notification and privated vietable. This implies that all interrupts are disabled. Interrupt-calls cannot occur immediately following this instruction.

 $SP \leftarrow SP - 2$   $S + 98 \rightarrow 98$   $(SP) \leftarrow PSW$   $PSW \leftarrow 0$ 

Assembly Language Format: PUSHF

Object Code Format: [ 11110010 ]

Bytes: 0 1 States: Onchip Stack: 8 Offchip Stack: 12

States: Onchip Stack: 9

	-FI	ags A	Affec	ted-	
Z	N	C	V	VT	ST
0	0	0	0	0	0

# 3.13.75. RET — RETURN FROM SUBROUTINE

Operation: The PC is popped off the top of the stack.

PC ← (SP)
SP ← SP + 2 quay H2U9 ::armo3 egaligne J vidmeseA

Assembly Language Format: RET 908W ] | se010011 ] :tsmmo3 ebo0 toeid0

Object Code Format: [ 11110000 ]

Bytes: 0 1 States: Onchip Stack: 12 Offchip Stack: 16

Flags Affected

Z | N | C | V | VT | ST

- | - | - | - | - |

# 3.13.76. RST — RESET SYSTEM

Operation: The PSW is initialized to zero, and the PC is initialized to 2080H.

The I/O registers are set to their initial value (see section 2.15.2, "Reset Status"). Executing this instruction will cause a pulse to

appear on the reset pin of the 8096.

PSW ← 0 PC ← 2080H

**Assembly Language Format: RST** 

Object Code Format: [ 11111111

Bytes: 1 V States: 16

Flags Affected Z C V VT N ST 0 0 0 0 0 3.13.79. SHL - SHIFT WORD LEF

# 3.13.77. SCALL - SHORT CALL

Operation: The contents of the program counter (the return address) is pushed onto the stack. Then the distance from the end of this instruction to the target label is added to the program counter, effecting the call. The offset from the end of this instruction to the target label must be in the range of -1024 to +1023 inclusive.

Assembly Language Format:

 $SP \leftarrow SP - 2 \rightarrow (T230)$ (SP) ← PC qmeT → qmeT

PC ← PC + disp (sign-extended to 16 bits)

Assembly Language Format: SCALL cadd

Object Code Format: [ 00101xxx ] [ disp-low ]

where xxx holds the three high-order bits of displacement.

Bytes: 2

States: Onchip Stack: 13

agista 8 salst all Offchip Stack: 16

	-Fla	ags A	Affect	ed-	
Z	N	C	VO	VT	ST
	-1	-/-	-/	-6	-7

#### 3.13.78. SETC — SET CARRY FLAG

Operation: The carry flag is set.

The I/O registers are set to their initial value (see section 2.15.2, "Reset Status"). Executing this instruction will cause a pulse to

Assembly Language Format: SETC 1119 least entited asseque

Object Code Format: [ 11111001 ]

Bytes: 1 States: 4

	-Fla	ags A	Affect	ed-	FFIE
Z	N	C	٧	VT	ST
_	-	1	-	ar	test:

#### 3.13.79. SHL — SHIFT WORD LEFT

Operation: The destination (leftmost) word operand is shifted left as many times as specified by the count (rightmost) operand. The count may be specified either as an immediate value in the range of 0 to 15 (0FH) inclusive, or as the content of any register. Details on indirect shifts can be found in section 3.13. The right bits of the result are filled with zeroes. The last bit shifted out is saved in the carry flag.

Temp ← (COUNT) do while Temp <>0 C ← High order bit of (DEST) (DEST) ← (DEST)\*2 Temp ← Temp — 1 (elid 8 or bend while ) gaib + 39 - 39

**Assembly Language Format:** 

SHL wreg,#count page damos egaponed videneseA

or

SHLawreg, breg at 0 100 3 stamp 3 about 5 about

Object Code Format: [ 00001001 ][ cnt/breg ][ wreg ]

Bytes: 3

States: 7 + No. of shifts performed

note: 0 place shifts take 8 states.

1		-FI	ags A	Affec	ted	
	Z	N	C	V	VT	ST
	1	?	1	1	1	-

## 3.13.80. SHLB — SHIFT BYTE LEFT

Operation: The destination (leftmost) byte operand is shifted left as many agree and results as specified by the count (rightmost) operand. The count may be specified either as an immediate value in the range of 0 to 15 (0FH) inclusive, or as the content of any register. Details on indirect shifts can be found in section 3.13. The right bits of the result are filled with zeroes. The last bit shifted out is saved in the carry flag.

> Temp ← (COUNT) do while Temp <> 0 C ← High order bit of (DEST) (DEST) ← (DEST)\*2 Temp ← Temp - 1 end \_ while

**Assembly Language Format:** 

SHLB breg, #count

or

SHLB breg,breg

Object Code Format: [ 00011001 ][ cnt/breg ][ breg ]

Bytes: 3 OM + 1 Table 2

Г	Te	-FI	ags A	Affec	ted-	5
	Z	N	C	V	VT	ST
Г	/	?	/	/	1	-

Operation: The destination (leftmost) double-word operand is shifted left as many times as specified by the count (rightmost) operand. The count may be specified either as an immediate value in the range of 0 to 15 (0FH) inclusive, or as the content of any register. Details on indirect shifts can be found in section 3.13. The right bits of the result are filled with zeroes. The last bit shifted out is saved in the carry flag. and fluger ent

> in the carry ! Temp ← (COUNT) do while Temp <> 0 C ← High order bit of (DEST) (DEST) ← (DEST)\*2 Temp ← Temp - 1 end\_while

**Assembly Language Format:** 

SHLL Ireg,#count

or

Assembly Language Format: SHLB breq.#count SHLL Ireg, breg

Object Code Format: [ 00001101 ][ cnt/breg ][ lreg ]

Bytes: 3

States: 7 + No. of shifts performed

note: 0 place shifts take 8 states.

	1 10	ays r	Affect	cu	
Z	N	C	V	VT	ST
1	?	V	10	14	-

Operation: The destination (leftmost) word operand is shifted right as many times as specified by the count (rightmost) operand. The count may be specified either as an immediate value in the range of 0 slisted hereigen vins to freshood to 15 (0FH) inclusive, or as the content of any register. Details don't langua entitle Et & notices on indirect shifts can be found in section 3.13. The left bits of It saw ealsy entitled behilds of the result are filled with zeroes. The last bit shifted out is saved to the carry. The sticky bit flag is cleared at the beginning of the instruction, and set if at any time during the shift a 1 is shifted off of the best deal to have first into the carry flag, and a further shift cycle occurs. carry flag, and a further shift cycle occurs.

Temp ← (COUNT) do while Temp <> 0 C ← Low order bit of (DEST) (DEST) ← (DEST) / 2 where / is unsigned division notatività bangia al la seni Temp ← Temp ← 1 end \_ while and - and T

**Assembly Language Format:** 

SHR wreg,#count or Inucow.pew ARMS

SHR wreg, breg

Object Code Format: [ 00001000 ][ cnt/breg ][ wreg ]

Bytes: 3

States: 7 + No. of shifts performed

note: 0 place shifts take 8 states.

	-FI	ags A	Affect	ted-	
Z	N	C	V	VT	ST
1	0	1	0	241	1

# 3.13.83. SHRA — ARITHMETIC RIGHT SHIFT WORD THE THEIR JACKSON - PHE SEEDS

vosm as Mon beat Operation: The destination (leftmost) word operand is shifted right as many muos ent busings (goodlab) times as specified by the count (rightmost) operand. The count 0 to epost ent in autov stalbergin may be specified either as an immediate value in the range of 0 alisted retailed was to method to 15 (0FH) inclusive, or as the content of any register. Details on indirect shifts can be found in section 3.13. If the original high bevse at two behine fid tast error order bit value was 0, zeroes are shifted in. If the value was 1. ones are shifted in. The last bit shifted out is saved in the carry. bettine at the fine and prime a The sticky bit flag is cleared at the beginning of the instruction, and set if at any time during the shift a 1 is shifted first into the carry flag, and a further shift cycle occurs.

Temp ← (COUNT) do while Temp <> 0 noteivin pemplemu at least C - Low order bit of (DEST) (DEST) ← (DEST) / 2 where / is signed division Temp ← Temp - 1 end\_while

**Assembly Language Format:** 

SHRA wreg,#count

or

SHRA wreg, breg

Object Code Format: [ 00001010 ][ cnt/breg ][ wreg ]

Bytes: 3

17	-FI	ags A	Affec	ted-	4
Z	N	C	V	VT	ST
/	/	/	0	-	/

### 3.13.84. SHRAB — ARITHMETIC RIGHT SHIFT BYTE DIR CITEMMTIRA — JARMS 38.81.8

Operation: The destination (leftmost) byte operand is shifted right as many bhaseon (feomorph) fouce and times as specified by the count (rightmost) operand. The count and the state of t detailed year to include the area to 15 (0FH) inclusive, or as the content of any register. Details and 11 20 20 notices on bound on on indirect shifts can be found in section 3.13. If the original high still it in befilde and section 0 a order bit value was 0, zeroes are shifted in. If that value was 1, and to be said at his valid and I ones are shifted in. The last bit shifted out is saved in the carry. this ed gribub emil you to the sticky bit flag is cleared at the beginning of the instruction, above flide rentral a bas pall y and set if at any time during the shift a 1 is shifted first into the carry flag, and a further shift cyle occurs.

> Temp ← (COUNT) do while Temp <> 0 C, = Low order bit of (DEST) notable bendle all end w (DEST) ← (DEST) / 2 where /is signed division Temp ← Temp - 1 end\_while

**Assembly Language Format:** 

SHRAB breg, #count

or

SHRAB breg,breg

Object Code Format: [ 00011010 ] [ cnt/breg ] [ breg ]

Bytes: 3

States: 7 + No. of shifts performed note: 0 place shifts take 8 states.

> Flags Affected C V VT ST 0

# 3.13.85. SHRAL — ARITHMETIC RIGHT SHIFT DOUBLE-WORD

Operation: The destination (leftmost) double-word operand is shifted right as many times as specified by the count (rightmost) operand. The count may be specified either as an immediate value in the elisted petalograms to make a range of 0 to 15 (0FH) inclusive, or as the content of any register. Abit lempho and M. S. E. autosa. Details on indirect shifts can be found in section 3.13. If the It as we out a visit if all before a original high order bit value was 0, zeroes are shifted in. If the which only in beyond at the balling value was 1, ones are shifted in. The sticky bit is cleared at the moderated and longitudes of the beginning of the instruction, and set if at any time during the shift and of the leaf benine at the state of a 1 is shifted first into the carry flag, and a further shift cycle carry flag, and a further crussole occurs.

> Temp ← (COUNT) do while Temp < > 0 C ← Low order bit of (DEST) notation bendia all shorts (DEST) (DEST) / 2 where/is signed division Temp ← Temp - 1 end\_while

**Assembly Language Format:** 

SHRAL Ireg, #count

or

SHRAL Ireg, breg

Object Code Format: [ 00001110 ] [ cnt/breg ] [ lreg ] and total of

Bytes: 3

	—Fla	ags A	Affec	ted-	
Z	N	C	V	VT	ST
/	1	1	0	1-1	1



# 3.13.86. SHRB — LOGICAL RIGHT SHIFT BYTE THING THOM JACKOOL — JAMA . VILEY &

operation: The destination (leftmost) byte operand is shifted right as many count (rightmost) operand. The count and of sulsy sightermal as as sent may be specified either as an immediate value in the range of 0 natelines was to method edition to 15 (0FH) inclusive, or as the content of any register. Details Hell ent 181,8 notices in bruch on indirect shifts can be found in section 3.13. The left bits of the at two befilds lid lest on T account result are filled with zeroes. The last bit shifted out is saved in principled and its bassals at pall tithe carry. The sticky bit flag is cleared at the beginning of the et is stide ed prinub emit vis linstruction, and set if at any time during the shift a 1 is shifted and a further shift cycle occurs.

Assembly Language Formatt

Temp ← (COUNT) do while Temp < > 0 C ← Low order bit of (DEST) molely/ib benglenu ellerer/w (DEST) ← (DEST) / 2 where/is unsigned division Temp ← Temp - 1 end \_ while

**Assembly Language Format:** 

SHRB breg, #count

or

SHRB breg,breg

Object Code Format: [ 00011000 ][ cnt/breg ][ breg ]

Bytes: 3

-	-FI	ags A	Affec	ted-	
Z	ENT	C	V	VT	ST
/	0	1	0	+1	1

#### 

Operation: The destination (leftmost) double-word operand is shifted right inues and business (terminal) as many times as specified by the count (rightmost) operand. The count may be specified either as an immediate value in the aliated netalper was to metalpe arrange of 0 to 15 (0FH) inclusive, or as the content of any register. and to and the entrem Details on indirect shifts can be found in section 3.13. The left all bevise at two bestide sid test embits of the result are filled with zeroes. The last bit shifted out is ent to principed ent is beneed saved in the carry. The sticky bit flag is cleared at the beginning belline at 1 a fline and annub am of the instruction, and set if at any time during the shift a 1 is and a further shift cycle occurs.

> Temp ← (COUNT) do while Temp < > 0 C ← Low order bit of (DEST) notativib benefatu alterediw (DEST) (DEST) / 2 where/is unsigned division Temp ← Temp - 1 end\_while

**Assembly Language Format:** 

SHRL Ireg,#count : tamed aparageal videocal

or

SHRL Ireg, breg

Object Code Format: [ 00001100 ][ cnt/breg ][ lreg ] and to do

Bytes: 3

1		-FI	ags A	Affec	ted-	
	Z	N	C	V	VT	ST
	/	0	1	0	+	1

#### MCS®-96 SOFTWARE DESIGN INFORMATION

# 3.13.88. SJMP — SHORT JUMP

Operation: The distance from the end of this instruction to the target label

is added to the program counter, effecting the jump. The offset from the end of this instruction to the target label must be in the

range of -1024 to +1023 inclusive.

PC ← PC + disp (sign-extended to 16 bits)

Assembly Language Format: SJMP cadd

Object Code Format: [ 00100xxx ][ disp-low ]

where xxx holds the three high order bits of the displacement.

Bytes: 2 before A applied States: 8

Flags Affected

Z N C V VT ST

- - - - - -

# 3.13.89. SKIP — TWO BYTE NO-OPERATION

Operation: Nothing is done. This is actually a two-byte NOP where the second

byte can be any value, and is simply ignored. Control passes to

the next sequential instruction.

Assembly Language Format: SKIP breg

Object Code Format: [ 00000000 ][ breg ]

Bytes: 2 States: 4

Flags Affected

Z N C V VT ST

- - - - - - -

ledel legisli ed Operation: The value of the leftmost word operand is stored into the rightmost is added to the progra.bnraqor, effecting the jump, The offset

(DEST) ← (SRC)

Assembly Language Format: SRC DST

ST wreg,

Object Code Format: [ 110000aa ][ waop ][ wreg ]

Object Code Format: [ 00100xxx ][ disp-low ] Bytes: 2+BEA

inemediately entries and reprostates: 4+ CEAplor voc enemy

-Flags Affected-Z N C VT ST N C V VT ST

# 3.13.91. STB — STORE BYTE

**Operation:** The value of the leftmost byte operand is stored into the rightmost

operand.

Operation: Nothing is don (ORC) (ORC) two-byte NOP where the second

Assembly Language Format: SRC SRC DST and onto

STB breg.

Assembly Language Format: SKIP breg Object Code Format: [ 110001aa ][ baop ][ breg ] Object Code Format: [ 00000000

Bytes: 2+BEA States: 4+CEA

		ags A	Апес	rea-	
Z	N	C	٧	VT	ST
	121	AT.	1	21	4_

# 3.13.92. SUB (Two Operands) — SUBTRACT WORDS & — (abrance) Own Balla Asia E

Operation: The source (rightmost) word operand is subtracted from the desnotion lead to the interest tination (leftmost) word operand, and the result is stored in the word of the destination. The carry flag is set as complement of borrow.

$$(DEST) \leftarrow (DEST) - (SRC)$$

**Assembly Language Format:** 

DST SRC

waop

SUB wreg.

Object Code Format: [ 011010aa ][ waop ][ wreg ] deboo desido

Bytes: 2+BEA 3 4 5 18414 States: 4+CEA 3 5 18414 States

	-FI	ags A	Affect	ted-	
Z	N	C	V	VT	ST
/	/	1	1	1	y + 1

# 3.13.93. SUB (Three Operands) — SUBTRACT WORDS (Abanaged sent) 2512 2612

Operation: The source (rightmost) word operand is subtracted from the sec-

$$(DEST) \leftarrow (SRC1) - (SRC2)$$

Assembly Language Format:

DST SRC1 SRC2, TEMPO O O SEUDINE L VICINO ESTA

SUB wreg, wreg, waop

Object Code Format: [ 010010aa ][ waop ][ Swreg ][ Dwreg ]

Bytes: 3+BEA 33 48 2014 States: 5+CEA 30 43 2014 B

	Flag		Affec	ted-	
Z	N	C	V	VT	ST
/	1	1	1	1	-

# 3.13.94. SUBB (Two Operands) — SUBTRACT BYTES UZ — (sbniver) owl) (108 .52.81.8

Operation: The source (rightmost) byte is subtracted from the destination of the source of the sourc

Assembly Language Format:

$$(DEST) \leftarrow (DEST) \rightarrow (SRC)$$

**Assembly Language Format:** 

DST SRC

SUBB breg, baop

Object Code Format: [ 011110aa ][ baop ][ bregar] all abolt sold of

Bytes: 2+BEA 30+S seek8
States: 4+CEA 30+A seek8

1		ags	Affec	tea	
Z	N	C	V	VT	ST
/	-1	1	1	1	-

# 3.13.95. SUBB (Three Operands) — SUBTRACT BYTES — (abnated operands) & 3.88.81.8

Operation: The source (rightmost) byte operand is subtracted from the second notice of the source ond byte operand, and the result is stored in the destination (the world to member on a second not operand). The carry flag is set as complement of borrow.

Assembly Language Format:

DST SRC1 SRC2 smc3 epsupris J vidrossa A

SUBB breg, Sbreg baop

Object Code Format: [ 010110aa ] [ baop ] [ Sbreg ] [ Dbreg ]

Bytes: 3+BEA 36+C 201/6
States: 5+CEA 30+6 201/6

## 3.13.96. SUBC — SUBTRACT WORDS WITH BORROW AND BRAWTFOR - GART BREETS

doubt be observed Operation: The source (rightmost) word operand is subtracted from the desbelosite for a noticular aid to tination (leftmost) word operand. If the carry flag was clear, 1 is formers (ii) W29 and of pall all subtracted from the above result. The result replaces the original ni airl T noisontani airl privolo destination operand. The carry flag is set as complement of struction is intended for worrod intel provided development tools.

$$(DEST) \leftarrow (DEST) - (SRC) - (1-C)$$

**Assembly Language Format:** 

DST SRC

SUBC wreg, waop

Object Code Format: [ 101010aa ] [ waop ] [ wreg ]

Bytes: 2+BEA States: 4+CEA

——FI	ags A	Affec	ted-	180	
Z	N	C	V	VT	ST
1	1	1	1	1	-

#### 3.13.97. SUBCB — SUBTRACT BYTES WITH BORROW

Operation: The source (rightmost) byte operand is subtracted from the destination (leftmost) byte operand. If the carry flag was clear, 1 is subtracted from the above result. The result replaces the original destination operand. The carry flag is set as complement of borrow.

$$(DEST) \leftarrow (DEST) - (SRC) - (1-C)$$

**Assembly Language Format:** 

DST SRC

SUBCB breg, baop

Object Code Format: [ 101110aa ][ baop ][ breg

Bytes: 2+BEA States: 4+CEA

Z	N	C	V	VT	ST
1	/	1	1	1	_

# 3.13.98. TRAP — SOFTWARE TRAPMORAGE HTW EGROW TO ARTRUE — DEUZ DE ELE

Operation: This instruction causes an interrupt-call which is vectored through 24 I used any gall years and it flocation 2010H. The operation of this instruction is not effected leading of acceptant was self-by the state of the interrupt enable flag in the PSW (I). Interruptto the majorito as the eligible calls cannot occur immediately following this instruction. This instruction is intended for use by Intel provided development tools. These tools will not support user-application of this instruction.

$$SP \leftarrow SP - 2$$
  
 $(SP) \leftarrow PC$   
 $PC \leftarrow (2010H)$ 

Assembly Language Format: This instruction is not supported by revision 1.0 of the 8096 assembly language.

Object Code Format: [ 11110111 ] 30 44 391812

Bytes: below A apr 1

States: Onchip Stack: 21 Offchip Stack: 24

	—FI	ags A	Affec	ted-	
Z	N	С	٧	VT	ST
-	-	-	-	-	_

# 3.13.99. XOR — LOGICAL EXCLUSIVE-OR WORDS

Operation: The source (rightmost) word operand is XORed with the destination (leftmost) word operand. Each bit is set to 1 if the corresponding bit in either the source operand or the destination operand was 1, but not both. The result replaces the original destination operand.

(DEST) ← (DEST) XOR (SRC)

**Assembly Language Format:** 

SRC

XOR wreg, waop

Object Code Format: [ 100001aa ][ waop ][ wreg ]

Bytes: 2+BEA States: 4+CEA

Flags Affected-C Z N ST 0 0

# 3.13.100. XORB — LOGICAL EXCLUSIVE-OR BYTES

Operation: The source (rightmost) byte operand is XORed with the desti-

nation (leftmost) byte operand. Each bit is set to 1 if the corresponding bit in either the source operand or the destination operand was 1, but not both. The result replaces the original

destination operand.

 $(DEST) \leftarrow (DEST) XOR (SRC)$ 

Assembly Language Format:

DST SRC

XORB breg, baop

Object Code Format: [ 100101aa ][ baop ][ breg ]

Bytes: 2+BEA States: 4+CEA

Flags Affected							
Z	N	C	٧	VT	ST		
/	/	0	0	-	-		

restion: The source (rightmost) byte operand is XORed with the destination (leftmost) byte operand. Each bit is set to 1 if the corresponding bit in either the source operand or the destination operand was 1, but not both. The result replaces the original destination operand.

DESTI - (DEST) XOR (SRC)

Assembly Language Forms

OSI BRO OPR bred bron

Object Code Formatt 1 100

[ 100101aa ][ baop ][ breg

Bytes: 2+BEA

# MCS®-96 Hardware Design Information

A

# **CHAPTER 4** MCS®-96 HARDWARE DESIGN INFORMATION

## 4.0. HARDWARE INTERFACING **OVERVIEW**

This section of the manual is devoted to the hardware engineer. All of the information you need to connect the correct pin to the correct external circuit is provided. Many of the special function pins have different characteristics which are under software control, therefore, it is necessary to define the system completely before the hardware is wired-up.

Frequently within this section a specification for a current, voltage, or time period is referred to; the values provided are to be used as an approximation only. The exact specification can be found in the latest data sheet for the particular part and temperature range that is being used.

## 4.1. REQUIRED HARDWARE CONNECTIONS

Although the 8096 is a single-chip microcontroller, it still requires several external connections to make it work. Power must be applied, a clock source provided, and some form of reset circuitry must be present. We will look at each of these areas of circuitry separately. Figure 4-5 shows the connections that are needed for a single-chip

4.1.1. Power Supply Information

Power for 8096 flows through 6 pins; one VCC pin, two VSS pins, one VREF (analog VCC), one ANGND (Analog VSS), and one VPD (V Power Down) pin. All six of these pins must be connected to the 8096 for normal operation. The VCC pin, VREF pin and VPD pin should be tied to 5 volts. When the analog to digital converter is being used it may be desirable to connect the VREF

pin to a separate power supply, or at least a separate power supply line.

The two VSS pins should be connected together with as short a lead as possible to avoid problems due to voltage drops across the wiring. There should be no measurable voltage difference between VSS1 and VSS2. The 2 VSS pins and the ANGND pin should all be nominally at 0 volts. The maximum current drain of the 8096 is around 200mA, with all lines unloaded.

When the analog converter is being used, clean, stable power must be provided to the analog section of the chip to assure highest accuracy. To achieve this, it may be desirable to separate the analog power supply from the digital power supply. The VREF pin supplies 5 volts to the analog circuitry and the ANGND pin is the ground for this section of the chip. More information on the analog power supply is in section 4.3.1.


# 4.1.2. Other Needed Connections

Several of the pins on the 8096 are used to configure the mode of operation. The 8096BH has additional features which make use of some of these pins. See the 8096BH data sheet in Chapter 5 for more information. In normal operation the following pins should be tied directly to the indicated power supply.

#### **POWER SUPPLY** PIN

VCC **NMI TEST** VCC

EA VCC (to allow internal execution) VSS (to force external execution)






Figure 4-1. 8096 Oscillator Circuit Figure 4-2. Crystal Oscillator Circuit

Although the  $\overline{EA}$  pin has an internal pulldown, it is best to tie this pin to the desired level if it is not left completely disconnected. This will prevent induced noise from disturbing the system.

## 4.1.3. Oscillator Information

The 8096 requires a clock source to operate. This clock can be provided to the chip through the XTAL1 input or the on-chip oscillator can be used. The frequency of operation is from 6.0 MHz to 12 MHz.

The on-chip circuitry for the 8096 oscillator is a single stage linear inverter as shown in Figure 4-1. It is intended for use as a crystal-controlled, positive reactance oscillator with external connections as shown in Figure 4-2. In this application, the crystal is being operated in its fundamental




Figure 4-3. External Clock Drive

response mode as an inductive reactance in parallel resonance with capacitance external to the crystal.


The crystal specifications and capacitance values (C1 and C2 in Figure 4-2) are not critical. 30 pF can be used in these positions at any frequency with good quality crystals. For 0.5% frequency accuracy, the crystal frequency can be specified at series resonance or for parallel resonance with any load capacitance. (In other words, for that degree of frequency accuracy, the load capacitance simply doesn't matter.) For 0.05% frequency accuracy the crystal frequency should be specified for parallel resonance with 25 pF load capacitance, if C1 and C2 are 30 pF.

A more in-depth discussion of crystal specifications and the selection of values for C1 and C2 can be found in the Intel Application Note, AP-155, "Oscillators for Microcontrollers."

To drive the 8096 with an external clock source, apply the external clock signal to XTAL1 and let XTAL2 float. An example of this circuit is shown in Figure 4-3. The required voltage levels on XTAL1 are specified in the data sheet. The signal on XTAL1 must be clean with good solid levels. It is important that the minimum high and low times are met.

There is no specification on rise and fall times, but they should be reasonably fast (on the order of 30 nanoseconds) to avoid having the XTAL1 pin in the transition range for long periods of time. The longer the signal is in the transition region, the higher the probability that an external noise glitch could be seen by the clock generator circuitry. Noise glitches on the 8096 internal clock lines will cause unreliable operation.

The clock generator provides a 3 phase clock output from the XTAL1 pin input. Figure 4-4 shows the waveforms of the major internal timing signals.



Must 3 notalise 0 laler 3 S-4 Figure 4-4. Internal Timings 10 notalise 0 2008 A-4 englis

# 4.1.4. Reset Information

There are minor enhancements to the reset sequence for the 8096BH. See the data sheet in Chapter 5. In order for the 8096 to function properly it must be reset. This is done by holding the reset pin low for at least 2 state times after the power supply is within tolerance, the oscillator has stabilized, and the back-bias generator has stabilized. Typically, the back-bias generator requires one millisecond to stabilize.

There are several ways of doing this, the simplest being just to connect a capacitor from the reset pin to ground. The capacitor should be on the order of 1 to 2 microfarads for every millisecond of reset time required. This method will only work if the rise time of VCC is fast and the total reset time is less than around 50 milliseconds. It also may not work if the reset pin is to be used to reset other parts on the board. An 8096 with the minimum required connections is shown in Figure 4-5.


The 8096 RESET pin can be used to allow other chips on the board to make use of the watchdog timer or the RST instruction. When this is done the reset hardware should be a one-shot with an open-collector output. The reset

pulse going to the other parts may have to be buffered and lengthened with a one-shot, since the  $\overline{RESET}$  low duration is only two state times. If this is done, it is possible that the 8096 will be reset and start running before the other parts on the board are out of reset. The software must account for this possible problem.

A capacitor directly connected to RESET cannot be used to reset the part if the pin is to be used as an output. If a large capacitor is used, the pin will pull down more slowly than normal. It will continue to pull down until the 8096 is reset. It could fall so slowly that it never goes below the internal switch point of the reset signal (1 to 1.5 volts), a voltage which may be above the guaranteed switch point of external circuitry connected to the pin. A circuit example is shown in Figure 4-6.

# 4.1.5. Sync Mode

If RESET is brought high at the same time as or just after the rising edge of XTAL1, the part will start executing the 10 state time RST instruction exactly 6½ XTAL1 cycles later. This feature can be used to synchronize several MCS-96 devices. A diagram of a typical connection is shown in Figure 4-7. It should be noted that parts that



as year of the subsection of Figure 4-5. Minimum Hardware Connections long guisd at nig teach of the sevented W




Figure 4-6. Multiple Chip Reset Circuit




Figure 4-7. Reset Sync Mode

start in sync may not stay that way, due to propagation delays which may cause the synchronized parts to receive signals at slightly different times.

# 4.1.6. Disabling the Watchdog Timer

The watchdog timer will pull the RESET pin low when it overflows. If the pin is being externally held above the low going threshold, the pull-down transistor will remain on indefinitely. This means that once the watchdog overflows, the part must be reset or RESET must be held high indefinitely. Just resetting the watchdog timer will not clear the flip-flop which keeps the RESET pull-down on.

The pull-down is capable of sinking on the order of 30 milliamps if it is held at 2.0 volts. This amount of current may cause some long term reliability problems due to localized chip heating. For this reason, parts that will be used in production should never have had the watchdog timer over-ridden for more than a second or two.

down is on, it should be through a resistor that will limit the voltage on RESET to 2.5 volts and the current through the pin to 40 milliamps.

If it is necessary to disable the watchdog timer for more than a brief test the software solution of never initiating the timer should be used. See Section 2.14.

# 4.1.7. Power Down Circuitry

Battery backup can be provided on the 8096 with a 1 mA current drain at 5 volts. This mode will hold locations 0F0H through 0FFH valid as long as the power to the VPD pin remains on. The required timings to put the part into power-down and an overview of this mode are given in section 2.4.2.

A 'key' can be written into power-down RAM while the part is running. This key can be checked on reset to determine if it is a start-up from power-down or a complete cold start. In this way the validity of the power-down RAM can be verified. The length of this key determines Whenever the reset pin is being pulled high while the pullthere is always a statistical chance that the RAM will power up with a replica of the key.

Under most circumstances, the power-fail indicator which is used to initiate a power-down condition must come from the unfiltered, unregulated section of the power supply. The power supply must have sufficient storage capacity to operate the 8096 until it has completed its reset operation.

# 4.2. DRIVE AND INTERFACE LEVELS

There are 5 types of I/O lines on the 8096. Of these, 2 are inputs and 3 are outputs. All of the pins of the same type have the same current/voltage characteristics. Some of the control input pins, such as XTAL1 and RESET, may have slightly different characteristics. These pins are discussed in section 4.1.


While discussing the characteristics of the I/O pins some approximate current or voltage specifications will be given. The exact specifications are available in the latest version of the 8096 Data Sheet.

# 4.2.1. Quasi-Bidirectional Ports

The quasi-bidirectional port is both an input and an output port. It has three states, low impedance current sink, low impedance current source, and high impedance current source. As a low impedance current sink, the pin has a specification of sinking up to around .4 milliamps, while staying below 0.45 volts. The pin is placed in this condition by writing a '0' to the SFR (Special Function Register) controlling the pin.

When a '1' is written to the SFR location controlling the pin, a low impedance current source is turned on for one state time, then it is turned off and the depletion pull-up holds the line at a logical '1' state. The low-impedance pull-up is used to shorten the rise time of the pin, and has current source capability on the order of 100 times that of the depletion pull-up. The configuration of a quasi-bidirectional port pin is shown in Figure 4-8.

While the depletion mode pull-up is the only device on, the pin may be used as an input with a leakage of around 100 microamps from 0.45 volts to VCC. It is ideal for



the ports in a high impedance mode. The voltage Bidirectional Port is to high converter, the voltage on the

use with TTL or CMOS chips and may even be used directly with switches, however if the switch option is used certain precautions should be taken. It is important to note that any time the pin is read, the value returned will be the value on the pin, not the value placed in the control register. This could prevent logical operations on these pins while they are being used as inputs.

# 4.2.2. Quasi-Bidirectional Hardware Connections

When using the quasi-bidirectional ports as inputs tied to switches, series resistors may be needed if the ports will be written to internally after the part is initialized. The amount of current sourced to ground by each pin is typically 20 mA or more. Therefore, if all 8 pins are tied to ground, 160 mA will be sourced. This is equivalent to instantaneously doubling the power used by the chip and may cause noise in some applications.

This potential problem can be solved in hardware or software. In software, never write a zero to a pin being used as an input.

In hardware, a 1K resistor in series with each pin will limit current to a reasonable value without impeding the ability to override the high impedance pull-up. If all 8 pins are tied together a 120 ohm resistor would be reasonable. The problem is not quite as severe when the inputs are tied to electronic devices instead of switches, as most external pull-downs will not hold 20 mA to 0.0 volts.

If a switch is used on a long line connected to a quasibidirectional pin, a pull-up resistor is recommended to reduce the possibility of noise glitches and to decrease the rise time of the line. On extremely long lines that are handling slow signals a capacitor may be helpful in addition to the resistor to reduce noise.

## 4.2.3. Input Ports, Analog and Digital

The high impedance input ports on the 8096 have an input leakage of a few microamps and are predominantly capacitive loads on the order of 10 pf. The Port 0 pins have an additional function when the A to D converter is being used. These pins are the input to the A to D converter, and as such, are required to provide current to the comparator when a conversion is in process. This means that the input characteristics of a pin will change if a conversion is being done on that pin. See section 4.3.1.

# 4.2.4. Open Drain Ports

Ports 3 and 4 on the 8096 are open drain ports. There is no pull-up when these pins are used as I/O ports. These pins have different characteristics when used as bus pins as described in the next section. A diagram of the output buffers connected to ports 3 and 4 and the Bus pins is shown in Figure 4-9.

When Ports 3 and 4 are to be used as inputs, or as Bus pins, they must first be written with a '1', this will put the ports in a high impedance mode. When they are used

as outputs, a pull-up resistor must be used externally. The sink capability of these pins is on the order of 0.4 milliamps so the total pull-up current to the pin must be less than this. A 15k pull-up resistor will source a maximum of 0.33 milliamps, so it would be a reasonable value to choose if no other circuits with pullups were connected to the pin.

# 4.2.5. HSO Pins, Control Outputs and Bus Pins

The control outputs and HSO pins have output buffers with the same output characteristics as those of the bus pins. Included in the category of control outputs are: TXD, RXD (in mode 0), PWM, CLKOUT, ALE,  $\overline{\rm BHE}$ ,  $\overline{\rm RD}$ , and  $\overline{\rm WR}$ . The bus pins have 3 states: output high, output low, and high impedance input. As a high output, the pins are specified to source around 200  $\mu{\rm A}$  to 2.4 volts, but the pins can source on the order of ten times that value in order to provide fast rise times. When used as a low output, the pins can sink around 2 mA at .45 volts, and considerably more as the voltage increases. When in the high impedance state, the pin acts as a capacitive load with a few microamps of leakage. Figure 4-9 shows the internal configuration of a bus pin.

## 4.3. ANALOG INTERFACE

Interfacing the 8096 to analog signal can be done in several ways. If the 8096 needs to measure an analog signal the A to D converter can be used. Creation of analog outputs can be done with either the PWM output or the HSO unit. There are differences between the A to D converter on the 8096 and the 8096BH. See the data sheets in Chapter 5.

# 4.3.1. Analog Inputs

The 8096 can have 8 analog inputs and can convert one input at a time into a digital value. Each conversion takes 42 microseconds with a 12 MHz signal on XTAL1. The input signal is applied to one of the Port 0/Analog Channel inputs. Since there is no sample and hold on the A to D, the input signal must remain constant over the sampling period.

When a conversion takes place, the 8096 compares the external signal to that of its internal D to A. Based on the result of the comparison it adjusts the D to A and compares again. Each comparison takes 16 state times and requires the input to the comparator to be charged up. 10 comparisons are made during a conversion. An additional 8 states are used to load and store values. The total number of state times required is 168 for a 10-bit conversion. Attempting to do other than a 10-bit conversion is not recommended.

Since the capacitance of the comparator input is around 0.5pf, the sample and hold circuit must be able to charge a 5pf (10\*0.5pf) capacitor without a significant voltage change. To keep the effect of the sample and hold circuit below  $\pm \frac{1}{2}$  lsb on a 10-bit converter, the voltage on the

sample and hold circuit may vary no more than 0.05% (1/2048).

The effective capacitance of the sample and hold must, therefore, be at least 1000pf or  $0.01~\mu f$ . If there is external leakage on the capacitor, its value must be increased to compensate for the leakage. At  $10\mu A$  leakage, 2.5 mV (5/2048) will be lost from a 0.17  $\mu f$  capacitor in 42  $\mu S$ .

The capacitor connected externally to the pin should, therefore, be at least  $0.2~\mu f$  for best results. If the external signal changes slowly relative to  $42~\mu S$ , then a larger capacitor will work well and also filter out unwanted noise.

The converter is a 10-bit, successive approximation, ratiometric converter, so the numerical value obtained from the conversion will be:




Figure 4-9. Bus and Port 3 and 4 Pins




Figure 4-10. D/A Buffer Block Diagram

It can be seen that the power supply levels strongly influence the absolute accuracy of the conversion. For this reason, it is recommended that the ANGND pin be tied to a clean ground, as close to the power supply as possible. VREF should be well regulated and used only for the A to D converter. If ratiometric information is desired, VREF can be connected to VCC, but this should be done at the power supply not at the chip. It needs to be able to source around 10 milliamps. Bypass capacitors should be used between VREF and ANGND. ANGND should be within about a tenth of a volt of VSS and VREF should be within a few tenths of a volt of VCC. A 0.01 uf capacitor should be connected between the ANGND and VBB pins to reduce the noise on VBB and provide the highest possible accuracy. Figure 4-5 shows all of these connections.

# 4.3.2. Analog Output Suggestions

Analog outputs can be generated by two methods, either by using the PWM output or the HSO. Either device will generate a rectangular pulse train that varies in duty cycle and (for the HSO only) period. If a smooth analog signal is desired as an output, the rectangular waveform must be filtered.

In most cases this filtering is best done after the signal is buffered to make it swing from 0 to 5 volts since both of the outputs are guaranteed only to TTL levels. A block diagram of the type of circuit needed is shown in Figure 4-10. By proper selection of components, accounting for temperature and power supply drift, a highly accurate 8-bit D to A converter can be made using either the HSO or the PWM output. Figure 4-11 shows two typical circuits. If the HSO is used the accuracy could be theoretically extended to 16-bits, however the temperature and noise related problems would be extremely hard to handle.

When driving some circuits it may be desirable to use unfiltered Pulse Width Modulation. This is particularly true for motor drive circuits. The PWM output can be used to generate these waveforms if a fixed period on the order of 64 uS is acceptable. If this is not the case then




Figure 4-11. Buffer Circuits for D/A

the HSO unit can be used. The HSO can generate a variable waveform with a duty cycle variable in up to 65536 steps and a period of up to 131 milliseconds. Both of these outputs produce TTL levels.

# 4.4. I/O TIMINGS

The I/O pins on the 8096 are sampled and changed at specific times within an instruction cycle. These times may differ between the 8096 and the 8096BH. The changes occur relative to the internal phases shown in figure 4-4. Note that the delay from XTAL1 to the internal clocks range from about 30 nS to 70 nS over process and temperature. Signals generated by internal phases are further delayed by 5 to 15 nS. The timings shown in this section are idealized; no propagation delay factors have been taken into account. Designing a system that depends on an I/O pin to change within a window of less than 50 nanoseconds using the information in this section is not recommended.

# 4.4.1. HSO Outputs

Changes in the HSO lines are synchronized to Timer 1. All of the external HSO lines due to change at a certain value of a timer will change just prior to the incrementing of Timer 1. This corresponds to an internal change during Phase B every eight state times. From an external perspective the HSO pin should change just prior to the rising edge of CLKOUT and be stable by its falling edge. Information from the HSO can be latched on the CLKOUT falling edge. Internal events can occur anytime during the 8 state time window.

Timer 2 is synchronized to increment no faster than Timer 1, so there will always be at least one incrementing of Timer 1 while Timer 2 is at a specific value.

#### 4.4.2. HSI Input Sampling

The HSI pins are sampled internally once each state time. Any value on these pins must remain stable for at least 1 full state time to guarantee that it is recognized. The actual sample occurs at the end of Phase A, which, due to propagation delay, is just after the rising edge of CLKOUT. Therefore, if information is to be synchronized to the HSI it should be latched-in on CLKOUT falling. The time restriction applies even if the divide by eight mode is being used. If two events occur on the same pin within the same 8 state time window, only one of the events will be recorded. If the events occur on different pins they will always be recorded, regardless of the time difference. The 8 state time window, (ie. the amount of time during which Timer 1 remains constant), is stable to within about 20 nanoseconds. The window starts roughly around the rising edge of CLKOUT, however this timing is very approximate due to the amount of internal circuitry involved.

# 4.4.3. Standard I/O Port Pins

Port 0 is different from the other digital ports in that it is actually part of the A to D converter. The port is sampled once every 8 state times, the same frequency at which the comparator is charged-up during an A to D conversion.

This 8 state times counter is not synchronized with Timer 1. If this port is used the input signal on the pin must be stable 8 state times prior to reading the SFR.

Port 1 and Port 2 have quasi-bidirectional I/O pins. When used as inputs the data on these pins must be stable one state time prior to reading the SFR. This timing is also valid for the input-only pins of Port 2 and is similar to the HSI in that the sample occurs just after the rising edge of CLKOUT. When used as outputs, the quasi-bidirectional pins will change state shortly after CLKOUT falls. If the change was from '0' to a '1' the low impedance pull-up will remain on for one state time after the change.

Ports 3 and 4 are addressed as off-chip memory-mapped I/O. The port pins will change state shortly after the rising edge of CLKOUT. When these pins are used as Ports 3 and 4 they are open drain, their structure is different when they are used as part of the bus. See Section 2.12.4.

#### 4.5. SERIAL PORT TIMINGS

The serial port on the 8096 was designed to be compatible with the 8051 serial port. Since the 8051 uses a divide by 2 clock and the 8096 uses a divide by 3, the serial port on the 8096 had to be provided with its own clock circuit to maximize its compatibility with the 8051 at high baud rates. This means that the serial port itself does not know about state times. There is circuitry which is synchronized to the serial port and to the rest of the 8096 so that information can be passed back and forth.

The baud rate generator is clocked by either XTAL1 or T2CLK, because T2CLK needs to be synchronized to the XTAL1 signal its speed must be limited to ½16 that of XTAL1. The serial port will not function during the time between the consecutive writes to the baud rate register. Section 2.11.4 discusses programming the baud rate generator.

#### 4.5.1. Mode 0

Mode 0 is the shift register mode. The TXD pin sends out a clock train, while the RXD pin transmits or receives the data. Figure 4-12 shows the waveforms and timing. Note that the port starts functioning when a '1' is written to the REN (Receiver Enable) bit in the serial port control register. If REN is already high, clearing the RI flag will start a reception.

In this mode the serial port can be used to expand the I/O capability of the 8096 by simply adding shift registers. A schematic of a typical circuit is shown in Figure 4-13. This circuit inverts the data coming in, so it must be reinverted in software. The enable and latch connections to the shift registers can be driven by decoders, rather than directly from the low speed I/O ports, if the software and hardware are properly designed.

# 4.5.2. Mode 1 Timings

Mode 1 operation of the serial port makes use of 10-bit data packages, a start bit, 8 data bits and a stop bit. The

transmit and receive functions are controlled by separate shift clocks. The transmit shift clock starts when the baud rate generator is initialized, the receive shift clock is reset when a '1 to 0' transition (start bit) is received. The transmit clock may therefore not be in sync with the receive clock, although they will both be at the same frequency.

The TI (Transmit Interrupt) and RI (Receive Interrupt) flags are set to indicate when operations are complete. TI is set when the last data bit of the message has been sent, not when the stop bit is sent. If an attempt to send another byte is made before the stop bit is sent the port will hold off transmission until the stop bit is complete. RI is set





Figure 4-12. Serial Port Timings in Mode 0



and this gots a loss solid state a hid to Figure 4-13. Mode 0 Serial Port Example gained qui logando ai notanagmoo

when 8 data bits are received, not when the stop bit is received. Note that when the serial port status register is read both TI and RI are cleared.

Caution should be used when using the serial port to connect more than two devices in half-duplex, (ie. one wire

for transmit and receive). If the receiving processor does not wait for one bit time after RI is set before starting to transmit, the stop bit on the link could be squashed. This could cause a problem for other devices listening on the link.




Figure 4-14, Bus Signal Timings

### 4.5.3. Mode 2 and 3 Timings

Modes 2 and 3 operate in a manner similar to that of mode 1. The only difference is that the data is now made up of 9 bits, so 11-bit packages are transmitted and received. This means that TI and RI will be set on the 9th data bit rather than the 8th. The 9th bit can be used for parity or multiple processor communications (see section 2.11).

# 4.6. BUS TIMING AND MEMORY

### 4.6.1. Bus Functionality

The 8096 has a multiplexed (address/data) 16 bit bus. The 8096BH has a more flexible bus structure. See the 8096BH data sheet in Chapter 5. There are control lines provided

Tosc — Oscillator Period, one cycle time on XTAL1.

# **Timings The Memory System Must Meet**

TLLYH — ALE low to READY high: Maximum time after ALE falls until READY is brought high to ensure no more wait states. If this time is exceeded unexpected wait states may result. Nominally 1 Tosc + 3 Tosc\* number of wait states desired.

TLLYV — ALE low to READY VALID: Maximum time after ALE falls until READY must be valid. If this time is exceeded the part could malfunction necessitating a chip reset. Nominally 2 Tosc periods.

TYLYH — READY low to READY high: Maximum time the part can be in the not-ready state. If it is exceeded, the 8096 dynamic nodes which hold the current instruction may 'forget' how to finish the instruction.

TAVDV — ADDRESS valid to DATA valid: Maximum time that the memory has to output valid data after the 8096 outputs a valid address. Nominally, a maximum of 5 Tosc periods.

TRLDV — READ low to DATA valid: Maximum time that the memory has to output data after READ goes low. Nominally, a maximum of 3 Tosc periods.

TRXDZ — READ not low to DATA float: Time after READ is no longer low until the memory must float the bus. The memory signal can be removed as soon as READ is not low, and must be removed within the specified maximum time.

Nominally, a maximum of 1 Tosc period.

#### Timings the 8096 Will Provide

TCHCH — CLKOUT high to CLKOUT high: The period of CLKOUT and the duration of one state time. Always 3 Tosc average, but individual periods could vary by a few nanoseconds.

TCHCL — CLKOUT high to CLKOUT low: Nominally 1 Tosc period.

TCLLH — CLKOUT low to ALE high: A help in deriving other timings, typically plus or minus 5 to 10 ns.

TLLCH — ALE low to CLKOUT high: Used to derive other timings, nominally 1 Tosc period.

TLHLL — ALE high to ALE low: ALE pulse width. Useful in determining ALE rising edge to ADDRESS valid time. Nominally 1 Tosc period.

TAVLL — ADDRESS valid to ALE low: Length of time ADDRESS is valid before ALE falls. Important timing for address latch circuitry. Nominally 1 Tosc period.

TLLAX — ALE low to ADDRESS invalid: Length of time ADDRESS is valid after ALE falls. Important timing for address latch circuitry. Nominally 1 Tosc period.

TLLRL — ALE low to READ or WRITE low: Length of time after ALE falls before RD or WR fall. Could be needed to ensure that proper memory decoding takes place before it is output enabled. Nominally 1 Tosc period.

 $\overline{READ}$  low to  $\overline{READ}$  high:  $\overline{RD}$  pulse width, nominally 1 Tosc period.

TRHLH — READ high to ALE high: Time between RD going inactive and next ALE, also used to calculate time between RD inactive and next ADDRESS valid. Nominally 1 Tosc period.

TWLWH — WRITE low to WRITE high: Write pulse width, nominally 2 Tosc periods.

TQVWX — OUTPUT valid to  $\overline{WRITE}$  not low: time that the OUTPUT data is valid before  $\overline{WR}$  starts to go high. Nominally 2 Tosc periods.

 $\overline{TWXQX} - \overline{WRITE}$  not low to OUTPUT not valid: Time that the OUTPUT data is valid after  $\overline{WR}$  starts to rise. Nominally 1 Tosc period.

TWXLH — WRITE not low to ALE high: Time between write starting to rise and next ALE, also used to calculate the time between WR starting to rise and next ADDRESS valid. Nominally 2 Tosc periods.

Figure 4-15. Timing Specification Explanations

to demultiplex the bus (ALE), indicate reads or writes  $(\overline{RD}, \overline{WR})$ , indicate if the access is for an instruction (INST), and separate the bus into high and low bytes  $(\overline{BHE}, AD0)$ . Section 2.3.5 contains an overview of the bus operation.

# 4.6.2. Timing Specifications

Figure 4-14 shows the timing of the bus signals and data lines. Since this is a new part, the exact timing specifications are subject to change, please refer to the latest 8096 data sheet to ensure that your system is designed to the proper specifications. The major timing specifications are described in Figure 4-15.

# 4.6.3. READY Line Usage

When the processor has to address a memory location that cannot respond within the standard specifications it is necessary to use the READY line to generate wait states. When the READY line is held low the processor waits in a loop for the line to come high. There is a maximum time that the READY line can be held low without risking a processor malfunction due to dynamic nodes that have not been refreshed during the wait states. This time is shown as TYLYH in the data sheet.

In most cases the READY line is brought low after the address is decoded and it is determined that a wait state is needed. It is very likely that some addresses, such as those addressing memory mapped peripherals, would need wait states, and others would not. The READY line must be stable within the TLLYV specification after ALE falls (or the TYVCL before CLKOUT falls) or the processor could lock-up. There is no requirement as to when READY may go high, as long as the maximum READY low time (TYLYH) is not violated. To ensure that only one wait state is inserted it is necessary to bring READY high TLLYH after the falling edge of ALE.

#### 4.6.4. INST Line Usage

The INST (Instruction) line is high during the output of

an address that is for an instruction stream fetch. It is low during the same time for any other memory access. At any other time it is not valid. This pin is not present on the 48-pin versions. The INST signal can be used with a logic analyzer to debug a system. In this way it is possible to determine if the fetch was for instructions or data, making the task of tracing the program much easier.

### 4.6.5. Address Decoding

The multiplexed bus of the 8096 must be demultiplexed before it can be used. This can be done with 2 74LS373 transparent latches. As explained in section 2.3.5, the latched address signal will be referred to as MA0 through MA15. (Memory Address), and the data lines will be called MD0 through MD15, (Memory Data).

Since the 8096 can make accesses to memory for either bytes or words it is necessary to have a way of determining the type of access desired. The BHE and MAO lines are used for this purpose. BHE must be latched, as it is valid only when the address is valid. The memory system is typically set up as 32K by 16, instead of 64K by 8. When the BHE line is low, the upper byte is enabled. When MAO is low, the lower byte is enabled. When MAO is low, the lower byte is enabled.

When external RAM and EPROM are both used in the system the control logic can be simplified a little to some of the addresses. The 8096 will always output BHE to indicate if a read is of the high byte or the low byte, but it discards the byte it is not going to use. It is therefore possible to use the BHE and MAO lines only to control memory writes, and to ignore these lines during memory reads. Figure 4-16 and 4-17 show block diagrams of two memory systems, an external EPROM only system and a RAM/ROM system.

### 4.6.6. System Verification Example

To verify that a system such as the one in Figure 4-17 will work with the 8096, it is necessary to check all of the




Figure 4-16. Memory Wiring Example—EPROM Only System

timing parameters. Let us examine this system one parameter at a time using the proposed 8096 specifications. These specifications will be different for each part number and temperature range, so the results of this example must be modified based on the most recent data sheet for the specific part to be used.

The timings of signals that the processor and memory use are effected by the latch and buffer circuitry. The timings of the signal provided by the processor are delayed by various amounts of time. Similarly, the signals coming back from the memory are also delayed. The calculations involved in verifying this system follow:

#### Address Valid Delay — 20 nanoseconds

The address lines are delayed by passing them through the 74LS373s, this delay is specified at 18ns after Address is valid or 30ns after ALE is high. Since the signal may be limited by either the ALE timing or the Address timing, these two cases must be considered.

## If Limited by ALE:

Minimum ALE pulse width =	
Minimum Addr set-up to ALE falling =	Tosc-20 (TAVLL)

Therefore, in the worst case, ALE would occur 10 ns before Address valid.

Total delay from 8096 Address stable to MA (Memory Address) stable would be:

### If Limited by Address Valid:

74LS373 Data Valid to Data Output = 18 nanoseconds

In the worst case, the delay in Address valid is controlled by ALE and has a value of 20 nanoseconds

# Delay of Data Transfer to/from Processor — 12 nanoseconds

The  $\overline{RD}$  low to Data valid specification (TRLDV) is 3 Tosc-50, (200 ns at 12 MHz). The 74LS245 is enabled by  $\overline{RD}$  and has a delay of 40 ns from enable. The enable delay is clearly not a problem.

The 74LS245 is enabled for write, except during a read, so there is no enable delay to consider for write operations.




Figure 4-17. RAM/ROM Memory System

The Data In to Data Out delay of the 74LS245 is 12 ns.

## Delay of WR signal to memory — 15 nanoseconds

Latched  $\overline{BHE}$  is delayed by the inverter on ALE and the 74LS74.

74LS04 delay (Output low to high) = 22 74LS74 delay (Clock to Output) =  $\frac{40}{100}$ Delay of Latched  $\overline{BHE}$  from ALE falling =  $\frac{62}{100}$ 

The 74LS74 requires data valid for 20 ns prior to the clock, the 8096 will have  $\overline{BHE}$  stable Tosc-20 ns (TAVLL, 63 ns at 12 MHz) prior to ALE falling. There is no problem here.

MA0 is valid prior to ALE falling, since the 20 ns Address Delay is less than TAVLL.

 $\overline{\text{WR}}$  will fall no sooner than Tosc-20 ns (TLLRL, 63 ns at 12 MHz) after ALE goes low. It will therefore be valid just after the Latched  $\overline{\text{BHE}}$  is valid, so it is the controlling signal.

 $\overline{WR}$  High and  $\overline{WR}$  Low are valid 15 ns after MA0, Latched  $\overline{BHE}$  and  $\overline{WR}$  are valid. Since  $\overline{WR}$  is the last signal to go valid, the delay of  $\overline{WR}$  (High and Low) to memory is 15 ns.

 $\begin{array}{cccc} \textbf{Delay Summary} & --- & \text{Address Delay} & = 20 \text{ ns} \\ & & \underline{\text{Data Delay}} & = 12 \text{ ns} \\ & & \underline{\text{WR}} \text{ Delay} & = 15 \text{ ns} \\ & & \overline{\text{RD}} \text{ Delay} & = 0 \text{ ns} \end{array}$ 

# Characteristics of a 12 MHz 8096 system with latches:

Required by system:

Address valid to Data in;

TAVDV : 386.6 ns max. (5 Tosc-30)
Address Delay : - 20.0 ns maximum
Data Delay : - 12.0 ns maximum

354.6 ns maximum

Read low to Data in;

 TRLDV
 : 200.0 ns max. (3 Tosc-50)

 RD Delay
 : - 00.0 ns maximum

 Data Delay
 : - 12.0 ns maximum

 188.0 ns maximum

Provided by System:

Address valid to Control;

 TLLRL
 :
 63.3 ns min. (Tosc-20)

 TAVLL
 :
 63.3 ns min. (Tosc-20)

 Address Delay
 :
 20.0 ns maximum

 WR Delay
 :
 00.0 ns minimum (no spec)

101.6 ns minimum

Write Pulse Width;

TWLWH: 151.6 ns min. (2 Tosc-15)
Rising WR Delay: - 15.0 ns maximum

Falling WR Delay: 00.0 ns minimum (no spec)

146.6 ns minimum

Data Setup to WR rising;

TQVWX : 136.6 ns min. (2 Tosc-30)
Data Delay : - 12.0 ns maximum

WR Delay : 00.0 ns minimum (no spec)

124.6 ns minimum

Data Hold after WR;

TWXQX : 58.3 ns min. (Tosc-25)

Data Delay : 0.0 ns minimum (no spec)

- 15.0 ns maximum

43.3 ns minimum

The two memory devices which are expected to be used most often with the 8096 are the 2764 EPROM and the 2128 RAM. The system verification for the 2764 is simple.

#### 2764 Tac

(Address valid to Output) < Address valid to Data in 250 ns < 354 ns O.K.

#### 2764 Toe

(Output Enable to Output) < Read low to Data in 100 ns < 188 ns O.K.

These calculations assume no address decoder delays and no delays on the  $\overline{RD}$  (OE) line. If there are delays in these signals the delays must be added to the 2764's timing.

The read calculations for the 2128 are similar to those for the 2764.

2128-20 Tac < Address valid to Data in 200 ns < 354 ns O.K.

2128-20 Toe < Read low to Data in 65 ns < 188 ns O.K.

The write calculations are a little more involved, but still straight-forward.

2128 Twp (Write Pulse) < Write Pulse Width 100 ns < 146 ns O.K.

2128 Tds (Data Setup) < Data Setup to  $\overline{\text{WR}}$  rising 65 ns < 124 ns O.K.

2128 Tdh (Data Hold) < Data Hold after  $\overline{WR}$  0 ns < 43 ns

All of the above calculations have been done assuming that no components are in the circuit except for those shown in Figure 4-17. If additional components are added, as may be needed for address decoding or memory bank switching, the calculations must be updated to reflect the actual circuit.

## 4.6.7. I/O Port Reconstruction

When a single-chip system is being designed using a multiple chip system as a prototype, it may be necessary to reconstruct I/O ports 3 and 4 using a memory-mapped I/O technique. The circuit shown in Figure 4-18 provides this function on the iSBE-96 emulator board. It can be attached to any 8096 system which has the required address decoding and bus demultiplexing.

The output circuitry is basically just a latch that operates when 1FFEH or 1FFFH are placed on the MA lines. The

inverters surrounding the latch create an open-collector output to emulate the open-drain output found on the 8096. The 'reset' line is used to set the ports to all 1's when the 8096 is reset. It should be noted that the voltage and current characteristics of this port will differ from those of the 8096, but the basic functionality will be the same.

The input circuitry is just a bus transceiver that is addressed at 1FFEH or 1FFFH. If the ports are going to be used for either input or output, but not both, some of the circuitry can be eliminated.

# 4.7. NOISE PROTECTION TIPS

Designing controllers differs from designing other computer equipment in the area of noise protection. A microcontroller circuit under the hood of a car, in a photocopier, CRT terminal, or a high speed printer is subject to many types of electrical noise. Noise can get to the processor directly through the power supply, or it can be induced onto the board by electromagnetic fields. It is also possible for the pc board to find itself in the path of electrostatic discharges. Glitches and noise on the pc board can cause the processor to act unpredictably, usually by




Figure 4-18. I/O Port Reconstruction

changing either the memory locations or the program counter.

There are both hardware and software solutions to noise problems, but the best solution is good design practice and a few ounces of prevention. The 8096 has a watchdog timer which will reset the part if it fails to execute the software properly. The software should be set up to take advantage of this feature.

It is also recommended that unused areas of code be filled with NOPs and periodic jumps to an error routine or RST (reset chip) instructions. This is particularly important in the code around lookup tables, since if lookup tables are executed all sorts of bad things can happen. Wherever space allows, each table should be surrounded by 7 NOPs (the longest 8096 instruction has 7 bytes) and a RST or jump to error routine instruction. This will help to ensure a speedy recovery should the processor have a glitch in the program flow.

Many hardware solutions exist for keeping pc board noise to a minimum. Ground planes, gridded ground and VCC structures, bypass capacitors, transient absorbers and power busses with built-in capacitors can all be of great help. It is much easier to design a board with these features

than to try to retrofit them later. Proper pc board layout is probably the single most important and, unfortunately, least understood aspect of project design. Minimizing loop areas and inductance, as well as providing clean grounds are very important. More information on protecting against noise can be found in the Intel Application Note AP-125, "Designing Microcontroller Systems For Noisy Environments."

# 4.8. PACKAGING PINOUTS AND ENVIRONMENT

The MCS-96 family of products is offered in many versions. They are available in 48-pin or 68-pin packages, Romless, with EPROM or with ROM, and with or without an A to D converter. A summary of the available options is shown in Figure 4-19.

The 48-pin versions are available in a ceramic 48-pin DIP (Dual In-Line) package.

The 68-pin versions are available in a ceramic pin grid array, and a plastic leaded chip carrier.

Specifications for the various members of the MCS-96 family are contained in the next chapter.

	ROM	LESS	WITH	ROM	WITH EPROM			
	68-pin	48-pin	68-pin	48-pin	68-pin	48-pin		
Without A to D	8096	8094	8396	8394	8796	8794		
With A to D	8097	8095	8397	8395	8797	8795		

Figure 4-19. The MCS®-96 Family of Products

changing either the memory locations or the program

There are both hardware and software solutions to noise problems, but the best solution is good design practice and a few ounces of prevention. The 8096 has a watchdog timer which will reset the part if it fails to execute the software properly. The software should be set up to take advantage of this resture.

It is also recommended that unused areas of code be filled with NOPs and periodic jumps to an error routine or RST (reset chip) instructions. This is particularly important in the code around tookup tables, since if lookup tables are executed all sorts of bad fitings can happen. Wherever space allows, each table should be surrounded by 7 NOPs (the longest 30% instruction has 7 bytes) and a RST or jump to error routine instruction. This will help to ensure a specify recovery should the processor have a glitch in

Many bardwine solutions exist for keeping po board noise to a minimum. Ground planes, gridded ground and VCC structures, hypass capacitors, transient absorbers and power busses with built-in capacitors can all be of great lieb, it is much easier to design a board with these features

than to try to retrofit them later. Proper pe board layout is probably the single most important and, unfortunately, least understood aspect of project design. Minimizing loop areas and inductance, as well as providing clean grounds use very important. More information on professing against noise can be found in the late! Application Note AP-125. "Designing Microcontroller Systems For Noisy Provincements."

# 4.8. PACKAGING PINOUTS AND

The MCS-96 family of products is offered in many versions. They are available in 48-pin or 68-pin puckages. Romiers, with EPROM or with KOM, and with or without an A to D converter. A summary of the available options as shown in Figure 4-19.

The 48-pin versions are available in a commic 48-pin DIP (Dual In-Line) package.

The 68-pin versions are available in a ceramic pin grid array, and a plastic leaded clup carrier.

Specifications for the various members of the MCS-96 family are contained in the next chapter.

niq-88			
8796			

Fours 4-19, The MCS\*-96 Family of Products



# MCS®-96 809X-90, 839X-90

839X: an 809X with 8K Bytes of On-chip ROM

- High Speed Pulse I/O
- 10-bit A/D Converter
- 6.5 µsec 16 x 16 Multiply
- 6.5 µsec 32/16 Divide
- 8 Interrupt Sources
- Pulse-Width Modulated Output

- 232 Byte Register File
- Memory-to-Memory Architecture
- Full Duplex Serial Port
- Five 8-bit I/O Ports
- **■** Watchdog Timer
- Four 16-bit Software Timers

The MCS®-96 family of 16-bit microcontrollers consists of 8 members, all of which are designed for high-speed control functions.

The CPU supports bit, byte, and word operations. 32-bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the 8096 can do a 16-bit addition in 1.0  $\mu$ sec and a 16 x 16-bit multiply or 32/16-bit divide in 6.5  $\mu$ sec. Instruction execution times average 1 to 2  $\mu$ sec in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform timer functions. Up to four such 16-bit Software Timers can be in operation at once.

An on-chip A/D Converter converts up to 4 (in the 48-pin version) or 8 (in the 68-pin version) analog input channels to 10-bit digital values. This feature is only available on the 8095-90/8395-90 and 8097-90/8397-90.

Also provided on-chip are a serial port, a watchdog timer, and a pulse-width modulated output signal.




Figure 1. Block Diagram





Figure 2. 48-Pin Package

Figure 1 shows a block diagram of the MCS-96 parts generally referred to as the 8096. The 8096 is avail able in 48-pin and 68-pin packages, with and withou A/D, and with and without on-chip ROM. The MCS 96 numbering system is shown below:

OP.	TIONS	68-PIN	48-PIN
DIGITAL	ROMLESS	8096-90	8094-90
I/O	ROM	8396-90	8394-90
ANALOG AND	ROMLESS	8097-90	8095-90
DIGITAL I/O	ROM	8397-90	8395-90

Figures 2, 3 and 4 show the pinouts for the 48- and 68-pin packages. The 48-pin version is offered in Dual-In-Line package while the 68-pin version comes in a Plastic Leaded Chip Carrier and a Pin Grid Array.

un en-chip A/D Converter converts up to 4 (in the 48-pin version) or



channels to 10-bit digital values. This feature is only available on the 8095-90/8395-90 and 8097-90/8397-90

Figure 3. 68-Pin PLCC Package

in the Microcontroller Han

same address space for both r

OFFH. Data ferches in this re

cations are directed to extern

cold through 0FFH in external

for Intel development system

Within the Register File, local are register mapped I/O cor

e-words. This register space the most frequently-used var-

r ile, program memory, data als can be intermixed. The ad-

princence are:

Sack Pointer

A bas 8 and 4

Interrupt Vectors

			to de		Facin					
										to ot
	17	15	13	11	9					1
18	19	16	14	12	10	8	6	4	2	68
	-								67	66
				M	CS®	-96				64
24	25		eb	GPII	8-P	IN PA			63	62
26	27		OFF.			616	1 01		61	60
28	29		Lo		PV	IEW	921		59	58
30	31		C	omp	one	nt S	ide		57	56
32	33			of P	CB	oard	d.		55	54
34	36	38	40	42	44	46	48	50	53	52
	35	37	39	41	43	45	47	49	51	

Figure 4. Pin Grid Array

PGA	PLCC	Description	PGA	PLCC	Description	PGA PL	.CC Description
1	9	ACH7/P0.7	24	54	AD6/P3.6	47	31 P1.6
2	8	ACH6/P0.6	25	53	AD7/P3.7	48	30 P1.5
3	7	ACH2/P0.2	26	52	AD8/P4.0	49 2	29 HSO.1
4	6	ACH0/P0.0	27	51	AD9/P4.1	50 2	28 HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	51 2	27 HSO.5/HSI.3
6	4	ACH3/P0.3	29	49	AD11/P4.3	52	26 HSO.4/HSI.2
7	3	NMI	30	48	AD12/P4.4	53	25 HSI.1
8	2	EA	31	47	AD13/P4.5	54	24 HSI.0
9	1	VCC	32	46	AD14/P4.6	55	23 P1.4
10	68	VSS	33	45	AD15/P4.7	56	22 P1.3
11	67	XTAL1	34	44	T2CLK/P2.3	57 2	21 P1.2
12	66	XTAL2	35	43	READY	58	20 P1.1
13	65	CLKOUT	36	42	T2RST/P2.4	59	19 P1.0
14	64	TEST	37	41	BHE	60	18 TXD/P2.0
15	63	INST	38	40	WR	61	17 RXD/P2.1
16	62	ALE MASS JANSSESTA	39	39	PWM/P2.5	62	16 RESET
17	61	RD	40	38	P2.7	63	15 EXTINT/P2.2
18	60	AD0/P3.0	41	37	VBB	64	14 VPD
19	59	AD1/P3.1	42	36	VSS	65	13 VREF
20	58	AD2/P3.2	43	35	HSO.3	66	12 ANGND
21	57	AD3/P3.3	44	34	HSO.2	67	11 ACH4/P0.4
22	56	AD4/P3.4	45	33	P2.6	68	10 ACH5/P0.5
23	55	AD5/P3.5	46	32	P1.7		



#### **FUNCTIONAL OVERVIEW**

The following section is an overview of the 8096, the generic part number used to refer to the entire MCS-96 product family. Additional information is available in the Microcontroller Handbook, order number 210918-003.

#### **CPU Architecture**

The 8096 has 64 Kbyte addressability and uses the same address space for both program and data memory, except in the address range from 00H through 0FFH. Data fetches in this range are always to the Register File, while instruction fetches from these locations are directed to external memory. (Locations 00H through 0FFH in external memory are reserved for Intel development systems).

Within the Register File, locations 00H through 17H are register mapped I/O control registers, also re-

ferred to as Special Function Registers (SFRs). The rest of the Register File (018H through 0FFH) contains 232 bytes of RAM, which can be referenced as bytes, words, or double-words. This register space allows the user to keep the most frequently-used variables in on-chip RAM, which can be accessed faster than external memory. Locations 0F0H through 0FFH can be preserved during power down if power is applied to the VPD pin.

Outside of the register file, program memory, data memory, and peripherals can be intermixed. The addresses with special significance are:

0000H — 0017H Register-mapped I/O (SFRs)
0018H — 0019H Stack Pointer
1FFEH — 1FFFH Ports 3 and 4
2000H — 2011H Interrupt Vectors
2012H — 207FH Factory Test Code
2080H Reset Location




Figure 5. Memory Map



The 839x carries 8K bytes of on-chip ROM, occupying addresses 2000H through 3FFFH. Instruction or data fetches from these addresses access the on-chip ROM if the EA pin is externally held at a logical 1. If the EA pin is at a logical 0 these addresses access off-chip memory.

A memory map for the MCS-96 product family is shown in Figure 5.

The RALU (Register/ALU) section consists of a 17-bit ALU, the Program Status Word, the Program Counter, and several temporary registers. A key feature of the 8096 is that it does not use an accumulator. Rather, it operates directly on any register in the Register File. Being able to operate directly on data in the Register File without having to move it into and out of an accumulator results in a significant improvement in execution speed.

In addition to the normal arithmetic and logical functions, the MCS-96 instruction set provides the following special features:

6.5 µs Multiply and Divide
Multiple Shift Instructions
3 Operand Instructions
Normalize Instruction
Software Reset Instruction

All operations on the 8096 take place in a set number of "State Times." The 8096 uses a three-phase in-

ternal clock, so each state time is 3 oscillator periods. With a 12 MHz clock, each state time requires 0.25 microseconds.

# High Speed I/O Unit (HSIO)

The HSIO unit consists of the High Speed Input Unit (HSI), the High Speed Output Unit (HSO), one counter and one timer, "High Speed" denotes that the units can perform functions related to the timers without CPU intervention. The HSI records times when events occur and the HSO triggers events at preprogrammed times.

All actions within the HSIO unit are synchronized to the timers. The two 16-bit timer/counter registers in the HSIO unit are cleared on chip reset and can be programmed to generate an interrupt on overflow. The Timer 1 register is automatically incremented every 8 state times (every 2.0 microseconds, with a 12 MHz clock). The Timer 2 register can be programmed to count transitions on either the T2CLK pin or HSI.1 pin. It is incremented on both positive and negative edges of the selected input line. In addition to being cleared by reset, Timer 2 can also be cleared in software or by signals from input pins T2RST or HSI.0. Neither of these timers is required for the Watchdog timer or the serial port.

The High Speed Input (HSI) unit can detect transitions on any of its 4 input lines. When one occurs it records the time (from Timer 1) and which input lines made





Figure 6. High Speed Input Unit



bertupes at aremit exacts to norther . Figure 7. High Speed Output Unit

the transition. This information is recorded with 2 microsecond resolution and stored in an 8-level FIFO. The unit can be programmed to look for four types of events, as shown in Figure 6. It can activate the HSI Data Available interrupt either when the Holding Register is loaded or the 6th FIFO entry has been made. Each input line can be individually enabled or disabled to the HSI unit by software.

The High Speed Output (HSO) unit is shown in Figure 7. It can be programmed to set or clear any of its 6 output lines, reset Timer 2, trigger an A/D conversion, or set one of 4 Software Timers flags at a programmed time. An interrupt can be enabled for any of these events. Either Timer 1 or Timer 2 can be referenced for the programmed time value and up to 8 commands for preset actions can be stored in the CAM (Content Addressable Memory) file at any one time. As each action is carried out at its preset time that command is removed form the CAM making space for another command. HSO.4 and HSO.5 are shared with the HSI unit as HSI.2 and HSI.3, and can be individually enabled or disabled as outputs.

# Standard I/O Ports

There are 5 8-bit I/O ports on the 8096 in addition to the High Speed I/O lines.

Port 0 is an input-only port which shares its pins with the analog inputs to the A/D Converter. The port can be read digitally and/or, by writing to the A/D Command Register, one of the lines can be selected as the input to the A/D Converter.

Port 1 is a quasi-bidirectional I/O port. "Quasi-bidirectional" means the port pin has a weak internal pullup that is always active and an internal pulldown which can either be on (to output a 0) or off (to output a 1). This configuration allows the pin to be used as either an input or an output without using a data direction register. In parallel with the weak internal pullup is a much stronger internal pullup that is activated for one state time when the pin is internally driven from 0 to 1. This is done to speed up the 0-to-1 transition time.

Port 2 is a multi-functional port. Two of the pins are quasi-bidirectional while the remaining six are shared with other functions in the 8096, as shown below:

Port	Function	Alternate Function
P2.0	output	TXD (serial port transmit)
P2.1	input	RXD (serial port receive)
P2.2	input	EXTINT (external Interrupt)
P2.3	input	T2CLK (Timer 2 clock)
P2.4	input	T2RST (Timer 2 reset)
P2.5	output	PWM (pulse-width modulation)



Ports 3 and 4 are bi-directional I/O ports with open drain outputs. These pins are also used as the multiplexed address/data bus when accessing external memory, in which case they have strong internal pullups. The internal pullups are only used during external memory read or write cycles when the pins are outputting address or data bits. At any other time, the internal pullups are disabled.

### Serial Port

The serial port is compatible with the MCS-51 family (8051, 8031 etc.) serial port. It is full duplex, and receive-buffered. There are 3 asynchronous modes and 1 synchronous mode of operation for the serial port. The asynchronous modes allow for 8 or 9 bits of data with even parity optionally inserted for one of the data bits. Selective interrupts based on the 9th data bit are available to support interprocessor communication.

Baud rates in all modes are determined by an independent 16-bit on-chip baud rate generator. Either the XTAL1 pin or the T2CLK pin can be used as the input to the baud rate generator. The maximum baud rate in the asynchronous mode is 187.5 KBaud.

# **Pulse Width Modulator (PWM)**

The PWM output shares a pin with port bit P2.5. When the PWM output is selected, this pin outputs a pulse train having a fixed period of 256 state times, and a programmable width of 0 to 255 state times. The width is programmed by loading the desired value, in state times, to the PWM Control Register.

#### A/D Converter

The analog-to-digital converter is a 10-bit, successive approximation converter. It has a fixed conversion time of 168 state times, (42 microseconds with a 12 MHz clock). The analog input must be in the range of 0 to VREF (normally, VREF = 5V). This input can be selected from 8 analog input lines, which connect to the same pins as Port 0. A conversion can be initiated either by setting a control bit in the A/D Command register, or by programming the HSO unit to trigger the conversion at some specified time.

#### Interrupts

The 8096 has 20 interrupt sources which vector through 8 locations. A 0-to-1 transition from any of the sources sets a corresponding bit in the Interrupt Pending register. The content of the Interrupt Mask register determines if a pending interrupt will be

serviced or not. If it is to be serviced, the CPU pushes the current Program Counter onto the Stack and reloads it with the vector corresponding to the desired interrupt. The interrupt vectors are located in addresses 2000H through 2011H, as shown in Figure 8.

	Vector L	ocation	
Source	(High Byte)	(Low Byte)	Priority 99
Software	2011H	2010H	Not Applicable
Extint WO S and	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6 .e.l) noillbrox
Software Timers	200BH	200AH	sted before vo
HSI.0	2009H	2008H	4 wol blert er
High Speed Outputs	2007H	2006H	3 old inquoid ed
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1 gallov eonatelal
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 8. Interrupt Vectors

At the end of the interrupt routine the RET instruction pops the program counter from the stack and execution continues where it left off. It is not necessary to store and replace registers during interrupt routines as each routine can be set up to use a different section of the register file. This feature of the architecture provides for very fast context switching.

While the 8096 has a single priority level in the sense that any interrupt may be itself be interrupted, a priority structure exists for resolving simultaneously pending interrupts, as indicated in Figure 8. Since the interrupt pending and interrupt mask registers can be manipulated in software, it is possible to dynamically alter the interrupt priorities to suit the users' software.

#### **Watchdog Timer**

The watchdog timer is a 16-bit counter which, once started, is incremented every state time. After 16 milliseconds, if not cleared, it will overflow, pulling down the RESET pin for two state times, causing the system to be reinitialized. This feature is provided as a means of graceful recovery from a software upset. The counter must be cleared by the software before it overflows, or else the system assumes an upset has occurred and activates RESET.

# PIN DESCRIPTION

VCC

Main supply voltage (5V).

VSS

Digital circuit ground (0V).

VPD WHOMS

RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e. VCC drops to zero), if RESET is activated before VCC drops below spec and VPD continues to be held within spec, the top 16 bytes in the Register File will retain their contents. RESET must be held low during the Power Down and should not be brought high until VCC is within spec and the oscillator has stabilized.

#### VREF

Reference voltage for the A/D converter (5V). VREF is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0.

#### ANGND

Reference ground for the A/D converter. Should be held at nominally the same potential as VSS.

# as each noutine can be set up to use a different BBV

Substrate voltage from the on-chip back-bias generator. This pin should be connected to ANGND through a 0.01  $\mu$ f capacitor (and not connected to anything else).

# ing interrupts, as indicated in Figure 8. Since LIATX

Input of the oscillator inverter and of the internal clock generator.

#### XTAL2

Output of the oscillator inverter.

#### CLKOUT

Output of the internal clock generator. The frequency of CLKOUT is 1/3 the oscillator frequency. It has a 33% duty cycle.

# RESET ses beet date one eniq eseriT stugiuo niero

Reset input to the chip. Input low for at least 2 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared and a jump to address 2080H is executed. Input high for normal operation. RESET has an internal pullup.

# Test port is competible with the MCS-51 TEST

Input low enables a factory test mode. The user should tie this pin to VCC for normal operation.

# of data with even partly collonally inserted for pailman

A positive transition clears the watchdog timer, and causes a vector to external memory location 0000H. External memory from 00H through 0FFH is reserved for Intel development systems.

# INST a beau ed nea nig XLOST ent to nig 1.JATX ent

Output high during an external memory read indicates the read is an instruction fetch.

#### EA

Input for memory select (External Access).  $\overline{EA}=1$  causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM.  $\overline{EA}=0$  causes accesses to these locations to be directed to off-chip memory.  $\overline{EA}$  has an internal pulldown, so it goes to 0 unless driven to 1.

#### ALE

Address Latch Enable output. ALE is activated only during external memory accesses. It is used to latch the address from the multiplexed address/data bus.

#### RD

Read signal output to external memory.  $\overline{\text{RD}}$  is activated only during external memory reads.

#### WR

Write signal output to external memory. WR is activated only during external memory writes.



#### BHE

Bus High Enable signal output to external memory.  $\overline{BHE}=0$  selects the bank of memory that is connected to the high byte of the data bus. A0=0 selects the bank of memory that is connected to the low byte of the data bust. Thus accesses to a 16-bit wide memory can be to the low byte only  $(A0=0,\overline{BHE}=1)$ , to the high byte only  $(A0=1,\overline{BHE}=0)$ , or to both bytes  $(A0=0,\overline{BHE}=0)$ .  $\overline{BHE}$  is activated only when required during accesses to external memory.  $\overline{BHE}$  can be ignored during read operations.

#### READY

The READY input is used to lengthen external memory bus cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high CPU operation continues in a normal manner. If the pin is low prior to the rising edge of CLKOUT, the Memory Controller goes into a wait mode until the next negative transition in CLKOUT occurs with READY high. The bus cycle can be lengthened by up to 1  $\mu \rm sec.$  When the external memory bus is not being used, READY has no effect. READY has a weak internal pullup, so it goes to 1 unless externally pulled low.

### HSI

Inputs to High Speed Innput Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit.

#### HSO

Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.

#### Port 0

8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter.

#### Port 1

8-bit quasi-bidirectional I/O port.

#### Port 2

8-bit multi-functional port. Six of its pins are shared with other functions in the 8096, the remaining 2 are quasi-bidirectional.

#### Ports 3 and 4

8-bit bi-directional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.

#### INSTRUCTION SET

The 8096 instruction set makes use of six addressing modes as described below:

**DIRECT** — The operand is specified by an 8-bit address field in the instruction. The operand must be in the Register File or SFR space (locations 0000H through 00FFH).

**IMMEDIATE** — The operand itself follows the opcode in the instruction stream as immediate data. The immediate data can be either 8-bits or 16-bits as required by the opcode.

**INDIRECT** — An 8-bit address field in the instruction gives the address of a word register in the Register File which contains the 16-bit address of the operand. The operand can be anywhere in memory.

**INDIRECT WITH AUTO-INCREMENT** — Same as Indirect, except that, after the operand is referenced, the word register that contains the operand's address is incremented by 1 if the operand is a byte, or by 2 if the operand is a word.

INDEXED — The instruction contains an 8-bit address field and either an 8-bit or a 16-bit displacement field. The 8-bit address field gives the address of a word register in the Register File which contains a 16-bit base address. The 8- or 16-bit displacement field contains a signed displacement that will be added to the base address to produce the address of the operand. The operand can be anywhere in memory.

The 8096 contains a Zero Register at word address 0000H (and which contains 0000H). This register is available for performing comparisons and for use as a base register in indexed addressing. This effectively provides direct addressing to all 64K of memory.

In the 8096, the Stack Pointer is at word address 0018H in the Register File. If the 8-bit address field in an indexed instruction contains 18H, the Stack Pointer becomes the base register. This allows direct accessing of variables in the stack.

The following tables list the MCS-96 instructions, their opcodes, and execution times.



Instruction Summary

Mnemonic	Oper-	Operation (Note 1)			FI	ags			Notes
I I I I I I I I I I I I I I I I I I I	ands		Z	N	C	٧	VT	ST	
ADD/ADDB	2	$D \leftarrow D + A$	~	1	-	1	1	100 6	Igir I Si
ADD/ADDB	18.3	D ← B + A line and stab. atoples 0 = 0	-	1	~	1	1	1 011	of before
ADDC/ADDCB	2	$D \leftarrow D + A + C$ elve wol entro	1	1	1	10	1	lic <del>u l</del> o	e bank
SUB/SUBB	2	D ← D − A 1 OUM 18 M − mem elow no	~	10	10	10	1	BU <u>ID</u> 6	isb ent
SUB/SUBB	3	D ← B − A	1	10	-	1	1	OI G	siel suit
SUBC/SUBCB	2	$D \leftarrow D - A + C - 1$	1	1	M	10	1	-	Al set
CMP/CMPB	2	mal memory. A – D	10	100	10	1	1	perius	nen rec
MUL/MULU	2	D, D + 2 ← D*A	nego	080	E DUI	UD T	@10/ft	?	2
MUL/MULU	3	D, D + 2 ← B * A	_	_	_	_	_	?	2
MULB/MULUB	2	D, D + 1 ← D*A	_	_	_	_	_	?	3
MULB/MULUB	3	D.D + 1 ← B*A -mem lametx	201	igne	atio	9011	i sug	?	3
DIVU	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	SIO	12 DE	DET	10	1	el <u>ov</u> o	2
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	iq e	10 10	- Gillin	1	1	21 10	3
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	(140)	10	0-	?	1	irl <del>a d</del> i	holici v
DIVB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	Ninu	ebo	n tis	2	1	900	allottne
AND/ANDB	2	D ← D and A	-	10	0	0	O Al	holile	1611 9V
AND/ANDB	3	D ← B and A	V	1	0	0	riso	plugo	<del>800 8</del>
OR/ORB	2	D ← Dor A brasego snT Ismethi Asew	1	10	0	0	11-0	1	YOA
XOR/XORB	2	D ← D (excl. or) A wol bellug v	1	-	0	0	000	p_1i (	e ,qui
LD/LDB	2	D ← A		_	_			_	
ST/STB	2	A ← D	_	_	_	_	_	_	
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$	100	timi I	tue	-1-6	en?	della.	3, 4
LDBZE	2	$D \leftarrow A; D + 1 \leftarrow 0$	bn	\$	SH	LIB	1_0	SH	3, 4
PUSH	1	SP ← SP - 2; (SP) ← A	HIV	0818	18 81	5 (81.1	SHID	B 5.1	OFT) THE
POP	or 1 -	$A \leftarrow (SP); SP \leftarrow SP + 2$	_	_	_			_	02
PUSHF	0	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PSW$ ;	0	0	0	0	0	0	120
s saistado ficiri	r File v	PSW ← 0000H	aint	tugt	10 b	Bega	rigit	mon	abuqh
POPF	00	$PSW \leftarrow (SP); SP \leftarrow SP + 2; \qquad I \leftarrow \nu$	10	10	10	10	10	10	liava e
SJMP	plapein	PC ← PC + 11-bit offset	HE A	OGI	7_(1)	201	D OW	.C.	5
LJMP	nol be	PC ← PC + 16-bit offset	_	_	_	-	-	-	5
BR [indirect]	1	PC ← (A)	_	_	_	_	_	_	0.1%
SCALL	1	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ;	_	_	_	_	_	_	5
at word address	egister i	PC ← PC + 11-bit offset	T .Inc	q vir	0-10	ini e	dand	gmi	ligirl fic
LCALL	noenso	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 16$ -bit offset	122	309	.16	nyert	D col	A ql	5-10-6
RET	0	PC ← (SP); SP ← SP + 2	_	_	_	_	-	_	I two
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	_	_	_	_	_	_	5
JC Lios brow 1	s ai patr	Jump if C = 1 .0908 and nl	_	110	10	1500	iracti	pidela	5
JNC	8 9	Jump if C = 0	_	_	_	_	_	_	5
JE S SHATE SHE	1 1	Jump if $Z = 1$	_	_	_	_	_	_	5

#### NOTES:

<sup>1.</sup> If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.

3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.

4. Changes a byte to a word.

<sup>5.</sup> Offset is a 2's complement number.



Instruction Summary (Continued)

Mnemonic	Oper-	Operation (Note 1)			FI	ags			Notes
ONO 1 TOOMS	ands	NAMEDIATE STATUS	Z	N	C	V	VT	ST	
JNE	1	Jump if $Z = 0$	_	_	-	-	_	-	5
JGE	1	Jump if N = 0	-	_	_	-	-	_	5
JLT	1	Jump if N = 1	-	_		-	1	1	5
JGT	51 0	Jump if $N = 0$ and $Z = 0$	<u></u>	700 1	-	10-1	5-1	4	5
JLE B B B B	81	Jump if $N = 1$ or $Z = 1$	3-1	<u>(0)</u>		1	541	1	5
JH 3 Ta P 3 Ta	81	Jump if $C = 1$ and $Z = 0$	3	= 1	6-	8-1	5-13	54	5
JNH	1	Jump if $C = 0$ or $Z = 1$	-	-	_	-	-	_	5
JV Is I read to	es.1	Jump if V = 1	-	-	-	p+1	4	+	5
JNV	_ 1	Jump if $V = 0$	27.	-	-		3-1-	+	5
JVT	_1	Jump if VT = 1; Clear VT		-		-	0	-	5
JNVT	1	Jump if VT = 0; Clear VT		-	_	-	0	-	5
JST	1	Jump if ST = 1			-			-	5
JNST	1	Jump if ST = 0		_		4   9		1	5
JBS	3	Jump if Specified Bit = 1	00	-			91		5, 6
JBC	3	Jump if Specified Bit = 0	60	-		617	10 1		5, 6
DJNZ	841	$D \leftarrow D - 1$ ; if $D \neq 0$ then	49				14		BUS
4 6/11 5 7/12	2 7B	PC ← PC + 8-bit offset	00	-	-	1	17	-	815.78
DEC/DECB	821	D - D - 17   8   A   8   A	1	1	10	10	1	E+	SUBB
NEG/NEGB	8/1	$D \leftarrow 0 - D$	~	10	10	1	1	2-	SUBC
INC/INCB	Est :	D ← D + 1	-	1	10	1	1	5+	SUBCE
EXT	cro1	$D \leftarrow D; D + 2 \leftarrow Sign(D)$	~	1	0	0	18	-	2
EXTB	no1	$D \leftarrow D; D + 1 \leftarrow Sign(D)$	1	1	0	0	0	-	3
NOT/NOTB	1	D ← Logical Not (D)	10	1	0	0	-	+	
CLR/CLRB	1	D ← 0	1	0	0	0	1	+	TE ITTE
SHL/SHLB/SHLL	2	$C \leftarrow \text{msb} \text{lsb} \leftarrow 0$	10	?	10	10	1	-	7
SHR/SHRB/SHRL	2	$0 \to msb lsb \to C$	10	?	10	0		10	7
SHRA/SHRAB/SHRAL	2	$msb \rightarrow msblsb \rightarrow C$	-	-	~	0		1	7
SETC	0	C ← 1	CIC.	_0	1		75		EOCION
CLRC	0	C ← 0	(8)	-6	0	61	27	7	JUN
CLRVT TESS O	0	VT ← 0	(2)	_0			0	E_I_	JUN
5 23/28 6 24 TSR	0	PC ← 2080H	0	0	0	0	0	0	8
6 -24/29 7 25/30D	0	Disable All Interrupts (I ← 0)	0	_5	_	15	اللو	8_1-	HARAM
4 28/32 5 29/333	0	Enable All Interrupts (I ← 1)	(78	_2	_	1_3	1280	1-2	UVIC
A 20124 S 2 PON	90	PC ← PC + 1	COO.	-0	_	8-1	204	1-2	BUVIC
SKIP A ARGE &	0	PC ← PC + 2	-	-0	_	3-	G_]	2	VIC
NORML A BOAS	2	Left shift till msb = 1; D ← shift count	1	?	0	-	SH	2	8710
TRAP	0	SP ← SP - 2; (SP) ← PC PC ← (2010H)	_	_	_	_		_	9

- 7. The "L" (Long) suffix indicates double-word operation.
  8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at
- 9. The assembler will not accept this mnemonic.

<sup>1.</sup> If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

5. Offset is a 2's complement number.

6. Specified bit is one of the 2048 bits in the register file.

astolf -			DIRE	CT			DIATE	efelf)	noll	NDIREC	T®		QU	- 1	NDEXE	D⊛	A T
	2 1	V.	JINE	CI M	ZIM	ME	JIAIE	N	ORI	MAL	AU	TO-INC.		SHO	RT	L	ONG
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE®	BYTES	STATE®	OPCODE	BYTES	STATE ()	BYTES	STATE() TIMES(8)
8 -							RITHME					mul			0,		HM
ADD	2	64	3	4	65	4	5	66	3	6/11	3	7/12	67	4	6/11	5	7/12
ADD	3	44	4	5	45	5	6	46	4	7/12	4	8/13	47	-5	7/12	6.	8/13
ADDB	2	74	3	4	75	3	4	76	3	6/11	3	7/12	77	4	6/11	5	7/12
ADDB	3	54	4	5	55	4	- 5	56	4	7/12	4	8/13	57	5	7/12	6	8/13
ADDC	2	A4	3	4	A5	4	5	A6	3	6/11	3	7/12	A7	4	6/11	5	7/12
ADDCB	2	B4	3	4	B5	3	4	В6	3	6/11	3	7/12	B7	4	6/11	5	7/12
SUB	2	68	3	4	69	4	5	6A	3	6/11	3	7/12	6B	4	6/11	5	7/12
SUB	3	48	4	5	49	5	6	4A	4	7/12	4	8/13	4B	5	7/12	6	8/13
SUBB	-2	78	3	- 4-	79	3	4	7A	3	6/11	3	7/12	7B	4	6/11	5	7/12
SUBB	3	58	4	5	59	4	5	5A	4	7/12	4	8/13	5B	5	7/12	6	8/13
SUBC	-2	A8	-3	4	A9	4	- 5	AA	3	6/11	3	7/12	AB	4	6/11	5	7/12
SUBCB	2	B8	3	4	B9	3	4	BA	3	6/11	3	7/12	BB	4	6/11	5	7/12
CMP	2	88	3	4	89	4	5	8A	3	6/11	3	7/12	8B	4	6/11	5	7/12
СМРВ	2	98	3	4	99	3	4	9A	3	6/11	3	7/12	9B	4	6/11	5	7/12
MULU	2	6C	3	25	6D	4	26	6E	3	27/32	3	28/33	6F	4	27/32	5	28/33
MULU	3	4C	4	26	4D	5	27	4E	4	28/33	4	29/34	4F	5	28/33	6	29/34
MULUB	2	7C	3	17	7D	3	17	7E	3	19/24	3	20/25	7F	4	19/24	5	20/25
MULUB	3	5C	4	18	5D	4	18	5E	4	20/25	4	21/26	5F	5	20/25	6	21/26
MUL	2	2	4	29	2	5	30	2	4	31/36	4	32/37	2	5	31/36	6	32/37
MUL	3	2	5	30	2	6	31	2	5	32/37	5	33/38	2	6	32/37	7	33/38
MULB	2	2	4	21	2	4	21	2	4	23/28	4	24/29	2	5	23/28	6	24/29
MULB	3	2	5	22	2	5	22 (0	2	5	24/29	5	25/30	2	6	24/29	7	25/30
DIVU	2	8C	3	25	8D	4	26	8E	3	28/32	3	29/33	8F	4	28/32	5	29/33
DIVUB	-2	9C	3	_ 17_	9D	3	17	9E	3	20/24	3	21/25	9F	4	20/24	5	21/25
DIV	2	2	4	- 29	2	5	30	2	4	32/36	4	33/37	2	5	32/36	6	33/37
DIVB	2	2	4	21	2	4	21	2	4	24/28	4	25/29	2	5	24/28	6	25/29

Notes:

Solution 

Example 1 

Example 2 

Example 2 byte of instructions using any indirect or indexed addressing mode specifies the exact mode used. If the second byte is even, use Indirect or Short Indexed. If it is odd, use Indirect + or Long indexed. In all cases the second byte of the instruction always specifies an even (word) location for the address referenced. O Number of state times shown for internal/external operands.

<sup>2</sup> The opcodes for signed multiply and divide are the opcodes for the unsigned functions with an "FE" appended as a prefix.



							to topico	al Post	- 11	NDIREC	T:®				INDEXE	D®	
PCODE	.300	Si ii C	IRE	СТ	IM	MEL	DIATE	N	ORI	VAL	AU'	TO-INC.		SHO	RT	L	ONG
MNEMONIC	OPERANDS	ОРСОВЕ	BYTES	STATE	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE®	BYTES	STATED	OPCODE	BYTES	STATE®	BYTES	STATE®
						39	OGICA	L INST	RU	CTIONS	3	la .					
AND	2	60	3	4	61	4	5	62	3	6/11	3	7/12	63	4	6/11	5	7/12
AND	3	40	4	- 5	41	5	6	42	4	7/12	4	8/13	43	5	7/12	6	8/13
ANDB	2	70	3	4	71	3	4	72	3	6/11	3	7/12	73	4	6/11	5	7/12
ANDB	3_	50	4	5	51	4	5	52	4	7/12	4	8/13	53	5	7/12	6	8/13
OR	2	80	3	4	81	4	5	82	3	6/11	3	7/12	83	4	6/11	5	7/12
ORB	2	90	3	4	91	3	4	92	3	6/11	3	7/12	93	4	6/11	5	7/12
XOR	2	84	3	4	85	4	5	86	3	6/11	3	7/12	87	4	6/11	5	7/12
XORB	2	94	3	4	95	3	4	96	3	6/11	3	7/12	97	4	6/11	5	7/12
					D	ATA	TRANS	SFER	INS	TRUCT	ONS	8					
LD	2	A0	3.	4	A1	4	5	A2	3	6/11	3	7/12	A3	4	6/11	5	7/12
LDB 🏚	2	B0	3	4	B1	3	4	B2	3	6/11	3	7/12	В3	4	6/11	5	7/12
ST A	2	C0	3	4	5:	-	-gr)	C2	3	7/11	3	8/12	C3	4	7/11	5	8/12
STB	2	C4	3	4	-	-		C6	3	7/11	3	8/12	C7	4	7/11	5	8/12
LDBSE	2	BC	3	4	BD	3	410	BE	3	6/11	3	7/12	BF	4	6/11	5	7/12
LDBZE	2	AC	3	4	AD	3	4.9	AE	3	6/11	3	7/12	AF	4	6/11	5	7/12
4			2 10		_	ACI	OPER	-	NS (I		stac			77			BYCB.
PUSH	1	C8	2	8	C9	3	8	CA	2	11/15	2	12/16	CB	3	11/15	4	12/16
POP	1	CC	2	12	-	-	500000	CE	2	14/18	2	14/18	CF	3	14/18	4	14/18
PUSHF	0	F2	1	8	T AGE	-	DATE OF		-			authorita.	105	27.0	2 0	200	
POPF	0	F3	1	9								-					
10171					1		K OPER	17	1	100	ıl sta						2110
PUSH	1	C8	2	12	C9	3	12	CA	2	15/19	2	16/20	CB	3	15/19	4	16/20
POP	1	CC	2	14	-	-		CE	2	16/20	2	16/20	CF	3	16/20	4	16/20
PUSHF	0	F2	1	12	81	100	DURTE	H 36		100 ,14	0.3	18					
POPF	0	F3	1	13	1096	113	MOME	104	237	ATE	83	TYE	30	100	0 0	10	ABAM.

	JUMPS AND CALLS								
MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES		
LJMP	E7	3	8	LCALL	EF	3	13/16⑤		
SJMP	20-27④	2	8	SCALL	28-2F④	2	13/16⑤		
BR[]	E3	2	8	RET	F0	1	12/16⑤		
Notes:				TRAP3	F7	30 1	21/24		

<sup>Number of state times shown for internal/external operands.
The assembler does not accept this mnemonic.
The least significant 3 bits of the opcode are concatenated with the following 8 bits to form an 11-bit, 2's complement, offset for the relative call or jump.
State times for stack located internal/external.</sup> 



# **CONDITIONAL JUMPS**

All co	onditional jumps	are 2 byte instruc	tions. They rec	quire 8 state times	if the jump is	taken, 4 if it is no	t.
MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE
JC	DB	JE	DF	JGE	D6	JGT	D2
JNC	D3	JNE	D7	JLT	DE	JLE	DA
ЛН 💀 🥞	D9	JV 100	DD	JVT	DC	JST	D8
JNH	D1	JNV	D5	JNVT	D4	JNST	D0

# JUMP ON BIT CLEAR OR BIT SET

ene   P T	hese instruction	ns are 3-byte in	structions. The	y require 9 stat	te times if the j	ump is taken,	5 if it is not.	
6110	0110 3	X 0 1/0	A PRID	BIT NU	MBER		5 ON E	MAN
MNEMONIC	0	1,00	2	3	4	5	6	7 cms
JBC	30	31	32	33	34	35	36	37
JBS	38	39	3A	3B	3C	3D	3E	3F

# LOOP CONTROL

DJNZ	OPCODE EO:	3 BYTES:	5/9 STATE TIMES	(NOT TAKEN/TAKEN)

# SINGLE REGISTER INSTRUCTIONS

MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES
DEC 1	05 88	SNT2 E	110 48 1	EXT	06	€ 208	\$ 4 800
DECB &	15 0	\$182 8	11AF 48 1	EXTB	- 16 A	E 2 00	9 4 T2
NEG 2 11	03	S1/82 E	1177 48	NOT	-02	8 2 40	9 4 8178
NEGB 2	113 48	S1172 E	1110 4 8 3	NOTB	12	€ 208	9 4380
INC   1	07 BA	51172	1110 48 3	CLR	0.01	8 20A	2 4280.
INCB	17.	2	mistr4] 219	CLRB	ATE11	2	4

# SHIFT INSTRUCTIONS

INSTR	WO	RD	INSTR	BY	TE	INSTR	DBL	WD	1 72 0 2110
MNEMONIC	OP	В	MNEMONIC	OP	В	MNEMONIC	OP	В	STATE TIMES
SHL	09	3	SHLB	19	3	SHLL	0D	3	7 + 1 PER SHIFT®
SHR	08	. 3	SHRB	18	3	SHRL	0C	3	7 + 1 PER SHIFT®
SHRA	0A	3	SHRAB	1A	3	SHRAL	0E	3	7 + 1 PER SHIFT®

#### SPECIAL CONTROL INSTRUCTIONS

MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES
SETC	F9	1	orig 4 mg	DI	FA	1	4
CLRC	F8	nonA La	4	EI	FB	200000	4
CLRVT	FC	1	4	NOP	FD	1	4
RST	FF	1	166	SKIP	00	2	4

## NORMALIZE

NORML OF 3 11 + 1 PER SHIFT	NORML	0F	3	11 + 1 PER SHIFT
-----------------------------	-------	----	---	------------------

#### Notes

This instruction takes 2 states to pull RST low, then holds it low for 2 states to initiate a reset. The reset takes 12 states, at which time the program restarts at location 2080H.

D Execution will take at least 8 states, even for 0 shift.



#### **FUNCTIONAL DEVIATIONS**

Functional deviations from the 809x and 839x on the 809x-90 and 839x-90.

#### CPU SECTION HAVOS riguer of HS rOS anotheso. J. 3

- Indexed, 3 Word Multiply The displacement portion of an indexed, three word multiply may not be in the range of 200H thru 17FFH inclusive.
- Add or Substract with carry The zero flag is both set and cleared by these instructions.
- 3. EXT This instruction never sets the N flag, and always sets the Z flag. The EXTB works correctly.
- Read-Modify-Write on Interrupt Pending A read-modify-write instruction on the interrupt pending register may cause interrupts that occur during execution of the instruction to be missed.
- READY line The READY line should not be held active during the execution of an instruction that accesses HSI\_TIME, SP\_STAT or IOS1. It should also not be active for a data write during the instruction immediately preceding one of the above operations.
- Signed Divide The V and VT flags may indicate an overflow after a signed divide when no overflow has occurred.

#### HSI/HSO SECTION

 HSI Timing — An event occurring within 16 state times of a prior event on the same HSI line may not be recorded. Additionally, an event occurring within 16 state times of a prior event on another HSI line may be recorded with a time tag one count earlier than expected. Events are defined as the condition the line is set to trigger on.

- 2. HSI Divide by 8 Mode If an event on a pin set to look for every eighth transition occurs less than 16 state times after an event on any other pin, then the divide by 8 event will be recorded twice in the HSI FIFO. The time tag of the duplicate FIFO entry will be equal to that of the initial entry plus one.
- HSO Interrupts Software timer interrupts cannot be generated by the HSO commands that reset Timer 2 or start an A to D conversion

#### SERIAL PORT SECTION

- Serial Port Flags Reading SP\_STAT may not clear the TI or RI flag if that flag was set within two state times prior to the read.
- Serial Port Mode 0 The serial port is not tested in mode 0. The receive function in this mode does not work correctly.
- Serial Port Baud Value Loading the baud rate register with 8000H (maximum baud rate, internal clock) may cause an 11 millisecond delay (at Fosc = 12 Mhz) before the port is properly initialized. After initialization the port works properly.

#### STANDARD I/O SECTION

Ports 3 and 4 (Internal Execution Mode Only) —
To be used as outputs, Ports 3 and 4 each must
be addressed as words but written to as bytes. To
write to Port 3 use "ST temp,1ffeh", where the
low byte of "temp" contains the data for the port.
To write to Port 4, use the DCB operator to generate the opcode sequence "0C3H, 001H, 0FFH,
01FH, (temp)", where the high byte of "temp" contains the data for the port. Ports 3 and 4 will not
work as input ports.

### **ADDITIONAL INFORMATION**

The following information was not in the 1984 "8096 Users Manual"

- After a chip reset the watchdog timer will not run until a "01EH" followed by a "0E1H" is written to the watchdog timer register. After this is done the watchdog timer functions as described in the users manual until the next chip reset. This feature permits disabling of the watchdog by simply not writing to it.
- External interrupts on P0.7 are sampled every state time instead of every eight state times.
- 3. The baud rate generated in the external clock mode is four times faster than stated in the Users Manual. The correct formula for other than mode 0 using T2CLK as the input frequency is:

Baud Rate = Input Frequency / (16\*B).

4. If more than one HSO event is scheduled to occur with interrupts at the same time multiple HSO interrupts may occur. This is because HSO inter-

rupts are internal events and as such are not synchronized to Timer1.

- Locations 2012H through 207FH in external memory must be filled with the hex value 0FFFFH to
  ensure compatibility with future parts. The internal
  locations in this range are still reserved for the
  factory test code.
- There are several restrictions on using the special function registers.
- A. Neither the source nor the destination addresses of the Multiply and Divide instructions can be a writable special function register.
- B. These registers may not be used as base or index registers for indexed or indirect instructions.
- C. Several of these registers can only be accessed as words, while others only as bytes.

  These restrictions are listed in Chapter 3 of the manual.



### **ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias . . 0°C to +70°C Storage Temperature . . . . . -40°C to +150°C Voltage from Any Pin to VSS or ANGND . . . . . . . . . - 0.3V to +7.0V Average Output Current from Any Pin. . . . . 10 mA

Power Dissipation . . . . . . . . . . . . . . . . . . 1.5 Watts

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING CONDITIONS**

Symbol	Parameter 30.08	aniq Min o no	Max beo.	Units
TA	Ambient Temperature Under Bias	0 431	+70	С
VCC	Digital Supply Voltage	4.50	5.50	erluper v primi i
VREF	Analog Supply Voltage	4.5 VCC - 0.3	5.5 VCC + 0.3	Symyol TOLYV
fOSC	Oscillator Frequency	6.0 3 YOA	BR of B12\ to bri	MHz
VPD	Power-Down Supply Voltage	- 4.50 YOA	5.50 to bo	VYLIT

VBB should be connected to ANGND through a 0.01 µF capacitor. ANGND and VSS should be nominally at the same potential.

#### DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
VIL	Input Low Voltage (Except RESET)	-0.3	+0.8	V	SU XUXRI
VIL1	Input Low Voltage, RESET	-0.3	+0.7	V	OH   ZUXHI
VIH	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	VCC + 0.5	V	ming Response
VIH1	Input High Voltage, RESET Rising	2.4	VCC + 0.5	V	Symbol
VIH2	Input High Voltage, RESET Falling	2.1	VCC + 0.5	allety Fre	FXTAL OS
VIH3	Input High Voltage, NMI, XTAL1	2.4	VCC + 0.5	eq Viale	Tosc Os
VOL	Output Low Voltage (A) 020TB		0.45	COUV Per	See Note 1.
VOH	Output High Voltage 08 - 080T	2.4	emiT :	OF VUO	See Note 2.
ICC	VCC Supply Current		200	mA O	All outputs
page	Tosc - 20 Tosc + 40		Inite TUCHT	Daiwa Li	disconnected.
IPD	VPD Supply Current		1 rtib	mA	Normal operation and Power-Down
IREF	VREF Supply Current		8	mA	DUR GURRA
ILI Desci	Input Leakage Current to all pins of HSI, P0, P3, P4, and to P2.1.	ALE	±10	μΑ	Vin = 0 to VCC See Note 3
ilHen	Input High Current to EA		100	μΑ	VIH = 2.4V
UE SIT	Input Low Current to all pins of P1, and to P2.6,	WW N	-100	μА	VIL = 0.45V
0980	P2.7. 2S - 380T	THIN to I	fold after End	put Data	TWXOX O
IIL120	Input Low Current to RESET		1142011	mA	VIL = 0.45V
IIL2	Input Low Current P2.2, P2.3, P2.4, READY		-50	μΑ	VIL = 0.45V
Csan	Pin Capacitance (Any Pin to VSS)		10	CpF	fTEST = 1 MHz

#### NOTES:

1. IOL = 0.36 mA for all pins of P1, for P2.6 and P2.7, and for all pins of P3 and P4 when used as ports.

IOL = 2.0 mA for TXD, RXD (in serial port mode 0), PWM, CLKOUT, ALE, BHE, RD, WR, and all pins of HSO and P3 and P4 when used as

external memory bus (AD0-AD15).

2. IOH = -20 μA for all pins of P1, for P2.6 and P2.7.
IOH = -200 μA for TXD, RXD (in serial port mode 0), PWM, CLKOUT, ALE, BHE, WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15). P3 and P4, when used as ports, have open-drain outputs.

3. Analog Conversion not in process.



### A/D CONVERTER SPECIFICATIONS

A/D Converter operation is verified only on the 8097, 8397, 8095, 8395.

The absolute conversion accuracy is dependent on the accuracy of VREF. The specifications given below assume adherence to the Operating Conditions section of these data sheets. Testing is done at VREF = 5.120 volts.

Resolution
Accuracy ± 0.004 VREF
Differential nonlinearity ±0.002 VREF max
Integral nonlinearity ±0.004 VREF max
Channel-to-channel matching ±1 LSB
Crosstalk (DC to 100 kHz) 60 dB max

AC CHARACTERISTICS (VCC, VPD = 4.5 to 5.5 Volts; TA = 0°C to 70°C; fosc = 6.0 to 12.0 MHz)

Test Conditions: Load capacitance on output pins = 80 pF Oscillator Frequency = 12.00 MHz

Timing Requirements (other system components must meet these specs)

Symbol	Parameter	Min	Max	Units
TCLYX	READY Hold after CLKOUT falling edge	0 (1)		nsec
TLLYV	End of ALE to READY Setup	- Tosc	2Tosc - 60	nsec
TLLYH	End of ALE to READY high	2 Tosc + 60	4Tosc - 60 (2)	nsec
TYLYH	Non-ready time areas ad bloods 22V bas QMOMA nothing	a Ru 10.0 a riguosit	01000 of balsen-po e	nsec
TAVDV	Address Valid to Input Data Valid		5Tosc - 90	nsec
TRLDV	RD/Active to Input Data Valid	Verhammonas	3Tosc - 60	nsec
TRXDX	Data Hold after RD/inactive (3)	0	anistal/ was truest	nsec
TRXDZ	RD/Inactive to Input Data Float (3)	75050	Tosc - 20	nsec

### Timing Responses (MCS-96 parts meet these specs)

Symbol	Parameter *S		Min 83A	egatiov Max tugel	Units
FXTAL	Oscillator Frequency		6.00	12.00 to H tuent	MHz
Tosc	Oscillator Period		NMI, XTAL 88	a(166 / right fugal	nsec
TCHCH	CLKOUT Period (3)		3Tosc (4)	3Tosc (4)	nsec
TCHCL	CLKOUT High Time		Tosc - 20	Tosc + 20	nsec
TCLLH	CLKOUT Low to ALE High		-5	20 doque 00V	nsec
TLLCH	ALE Low to CLKOUT High		Tosc-20	Tosc+40	nsec
TLHLL	ALE Pulse Width		Tosc - 25	Tosc + 15	nsec
TAVLL	Address Setup to End of ALE		Tosc - 50		nsec
TLLRL	End of ALE to RD/ or WR/ active		Tosc - 20	uno fiddio unit	nsec
TLLAX	Address hold after End of ALE	201,017,001	Tosc - 20	PA and to P2 t.	nsec
TWLWH	WR/ Pulse Width		2Tosc - 35	Isonot High Corrent	nsec
TQVWX	Output Data Setup to End of WR/	a cg of brie	OT 00		nsec
TWXQX	Output Data Hold after End of WR/		Tosc - 25	1 92.7.	nsec
TWXLH =	End of WR/ to next ALE		2Tosc - 30	Input Low Current	nsec
TRLRH =	RD/ Pulse Width	YGABR	3Tosc - 30	Input Low Current	nsec
TRHLH	End of RD/ to next ALE		Tosc - 25	Pin Capacitance (i	nsec

#### NOTES

- If the 48-pin part is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at 2Tosc + 60 (TLLCH(max) + TCHCL(max)) after the falling edge of ALE.
- 2. If more than one wait state is desired, add 3Tosc for each additional wait state.

3. This specification is not tested, but is verified by design analysis and/or derived from other tested parameters.

CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3Tosc +/- 10 nsec if Tosc is constant
and the rise and fall times on XTAL 1 are less than 10 nsec.



# **WAVEFORM** HEVOTO CLKOUT TCHCL - TCLYX a Pulse-Width Modulated C VALID TLHLL TYLYH right for high TLLAL TRHLH TRLRH . eddition in 1.0 µs and a 16 x 16-bit to 2 µs in policel app<sup>OR</sup>ations. Javar nal events occur. Six high-speed TRXDZ The high-speed output unit can TLLAX TRXDX - TRLDV -ADDR OUT DATA IN S multiplexed daralog inpu TLLAL WR TAVLL TLLAX TWXQX TQVWX ADDR OUT DATA OUT AD BHE, INST VALID

**Bus Signal Timings** 



# MCS®-96 809XBH, 839XBH, 879XBH 16-BIT CONTROL-ORIENTED MICROCOMPUTERS

879XBH: an 809XBH with 8K Bytes of On-Chip EPROM
 839XBH: an 809XBH with 8K Bytes of On-Chip ROM

- 232 Byte Register File
- Register-to-Register Architecture
- 10-Bit A/D Converter with S/H
- Five 8-Bit I/O Ports
- **20 Interrupt Sources**
- Pulse-Width Modulated Output
- **■** Dedicated Baud Rate Generator
- Run-Time Programmable EPROM

- High Speed I/O Subsystem
- **■** Full Duplex Serial Port
- 6.25 µs 16 x 16 Multiply
- 6.25 µs 32/16 Divide
- 16-Bit Watchdog Timer
- Four 16-Bit Software Timers
- Two 16-Bit Counter/Timers
- ROM/EPROM Security
- Dynamically Reconfigurable 8-Bit or 16-Bit Bus Width

The MCS®-96 family of 16-bit microcontrollers consists of 16 members, all of which are designed for high-speed control functions.

The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the 8096BH can do a 16-bit addition in 1.0  $\mu$ s and a 16 x 16-bit multiply or 32/16 divide in 6.25  $\mu$ s. Instruction execution times average 1 to 2  $\mu$ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit Software Timers can be in operation at once.

The on-chip A/D Converter includes a Sample and Hold, and converts up to 8 multiplexed analog input channels to 10-bit digital values. With a 12 MHz crystal, each conversion takes 22  $\mu$ s. This feature is only available on the 8x95BHs and 8x97BHs, with the 8x95BHs having 4 multiplexed analog inputs.

Also provided on-chip are a serial port, a watchdog timer, and a pulse-width modulated output signal.




Figure 1. MCS®-96 Block Diagram



Figure 1 shows a block diagram of the MCS-96 parts, generically referred to as the 8096BH. The 8096BH is available in 48-pin and 68-pin packages, with and without A/D, and with and without on-chip ROM or EPROM. The MCS-96 numbering system is shown in Table 1. Figures 2, 3, 4 and 5 and Table 2 show the pinouts for the 48- and 68-pin packages. The 48-pin version is offered in a Dual-In-Line package while the 68-pin versions come in a Plastic Leaded Chip Carrier (PLCC), a Pin Grid Array (PGA) or a Type "B" Leadless Chip Carrier.

Table 1. The MCS-96® Family Nomenclature

		Without A/D	With A/D
E E MARCHA CE AN SANCARA CE AN CLIMONTA CE EN	48 Pin	C8094BH - Ceramic DIP P8094BH - Plastic DIP	C8095CH - Ceramic DIP P8095BH - Plastic DIP
ROMIess	68 Pin	A8096BH - Ceramic PGA N8096BH - PLCC	A8097BH - Ceramic PGA N8097BH - PLCC
477 103 C 84 477 103 C 84	48 Pin	C8394BH - Ceramic DIP P8394BH - Plastic DIP	C8395BH - Ceramic DIP P8395BH - Plastic DIP
ROM	68 Pin	A8396BH - Ceramic PGA N8396BH - PLCC	A8397BH - Ceramic PGA N8397BH - PLCC
43391	48 Pin	C8794BH - Ceramic DIP	C8795BH - Ceramic DIP
EPROM 2	68 Pin	A8796BH - Ceramic PGA R8796BH - Ceramic LCC	A8797BH - Ceramic PGA R8797BH - Ceramic LCC

Table 2. PGA, PLCC and LCC Function Pinouts

PGA/ LCC	PLCC	Description	PGA/ LCC	PLCC	Descrip	otion	PGA/ LCC	PLCC	Description
1	9	ACH7/P0.7/PMOD.3	24	54	AD6/P3.6	4.89\aga	47	31	P1.6
2	8	ACH6/P0.6/PMOD.2	25	53	AD7/P3.7		48	30	P1.5
3	7	ACH2/P0.2	26	52	AD8/P4.0	270090	49	29	HSO.1
4	6	ACH0/P0.0	27	51	AD9/P4.1		50	28	HSO.0
5	5	ACH1/P0.1	28	50	AD10/P4.2	79	51	27	HSO.5/HSI.3
6	4	ACH3/P0.3	29	49	AD11/P4.3		52	26	HSO.4/HSI.2
7	3	NMI	30	48	AD12/P4.4		53	25	HSI.1
8	2	EA	31	47	AD13/P4.5	prom	54	24	HSI.0
9	1	VCC///2 THEMOSMOO	32	46	AD14/P4.6	1	55	23	P1.4
10	68	VSS	33	45	AD15/P4.7	1 22 75	- 56	22	P1.3
11	67	XTAL1	34	44	T2CLK/P2.3	100 00	57	21	P1.2
12	66	XTAL2	35	43	READY	I se ze	58	20	P1.1 ac ac
13 =	65	CLKOUT EN AN EN EN	36	42	T2RST/P2.4	108 18	59	19	P1.0 vs as
14	64	BUSWIDTH	37	41	BHE/WRH	59 58	60	18	TXD/P2.0/PVER/SALE
15	63	INST	38	40	WR/WRL	93 78	61	17	RXD/P2.1/PALE
16	62	ALE/ADV	39	39	PWM/P2.5/PD	DO/SPROG	62	16	RESET
17	61	RD	40	38	P2.7	53 52	63	15	EXTINT/P2.2/PROG
18	60	AD0/P3.0	41	37	VPP		64	14	VPD
19	59	AD1/P3.1	42	36	VSS	270090	65	13	VREF
20	58	AD2/P3.2	43	35	HSO.3	961	66	12	ANGND
21	57	AD3/P3.3	44	34	HSO.2	(vee	67	11	ACH4/P0.4/PMOD.0
22	56	AD4/P3.4	45	33	P2.6		68	10	ACH5/P0.5/PMOD.1
23	55	AD5/P3.5	46	32	P1.7				




Figure 2. 48-Pin Package




Figure 4. 68-Pin Package (Pin Grid Array - Top View)




Figure 3. 68-Pin Package (PLCC - Top View)



Figure 5. 68-Pin Package (LCC - Top View)



### **FUNCTIONAL OVERVIEW**

The following section is an overview of the 8096BH. Additional information is available in the Microcontroller Handbook, order number 230843-002.

# **CPU Architecture**

The 8096BH uses the same address space for both program and data memory, except in the address range from 00H through 0FFH. Data fetches in this range are always to the Register File, while instruction fetches from these locations are directed to external memory. (Locations 00H through 0FFH in external memory are reserved for Intel development systems).

Within the Register File, locations 00H through 17H are register mapped I/O control registers, also referred to as Special Function Registers (SFRs). The rest of the Register File (018H through 0FFH) contains 232 bytes of RAM, which can be referenced as bytes, words, or double-words. This register space allows the user to keep the most frequently-used variables in on-chip RAM, which can be accessed faster than external memory. Locations 0F0H through 0FFH can be preserved during power down via a separate power down pin (V<sub>PD</sub>).

Outside of the register file, program memory, data memory, and peripherals can be intermixed. The addresses with special significance are:

		the state of the s
0000H-	0017H	Register Mapped I/O (SFRs)
0018H-	0019H	Stack Pointer
1FFEH-	1FFFH	Ports 3 and 4
2000H-	2011H	Interrupt Vectors
2012H-	2017H	Reserved
2018H		Chip Configuration Byte
2019H		Reserved gaM vac
201AH-	201BH	"Jump to Self" Opcode (27 FE)
201CH-	201FH	Reserved
2020H-	202FH	Security Key
2030H-	207FH	Reserved
2080H		Reset Location

The 839XBH carries 8K bytes of ROM, while the 879XBH has 8K bytes of EPROM. With ROM and EPROM parts, the internal program memory occu-

pies addresses 2000H through 3FFFH. Instruction or data fetches from these addresses access the onchip memory if the  $\overline{EA}$  pin is externally held at a logical 1. If the  $\overline{EA}$  pin is at a logical 0, these addresses access off-chip memory. On the 879XBH parts, holding  $\overline{EA}$  at +12.5V puts the part in Programming Mode, which is described in the EPROM Characteristics Section of this data sheet.

A memory map for the MCS-96 product family is shown in Figure 6.

The RALU (Register/ALU) section consists of a 17-bit ALU, the Program Status Word, the Program Counter, and several temporary registers. A key feature of the 8096BH is that it does not use an accumulator. Rather, it operates directly on any register in the Register File. Being able to operate directly on data in the Register File without having to move it into and out of an accumulator results in a significant improvement in execution speed.

In addition to the normal arithmetic and logical functions, the MCS-96 instruction set provides the following special features:


6.25 µs Multiply and Divide Multiple Shift Instruction 3 Operand Instructions Normalize Instruction Software Reset Instruction

All operations on the 8096BH take place in a set number of "State Times." The 8096BH uses a three phase internal clock, so each state time is 3 oscillator periods. With a 12 MHz clock, each state time requires 0.25  $\mu$ s.

# **Operating Modes**

The 8096BH supports a variety of options to simplify memory systems, interfacing requirements and ready control. Bus flexibility is provided by allowing selection of bus control signal definitions and runtime selection of the external bus width. In addition, several Ready control modes are available to simplify the external hardware requirements for accessing slow devices. The Chip Configuration Register is used to store the operating mode information.





viliginia of anoligo lo viensy a ahogicua Hill Figure 6. Memory Map



### CHIP CONFIGURATION REGISTER (CCR)

Configuration information is stored in the Chip Configuration Register (CCR). Four of the bits in the register specify the bus control mode and ready control mode. Two bits also govern the level of ROM/EPROM protection and one bit is NANDed with the BUSWIDTH pin every bus cycle to determine the bus size. The CCR bit map is shown in Figure 7, and the functions associated with each bit are described later.




Figure 7. Chip Configuration Register

The CCR is loaded on reset with the Chip Configuration Byte, located at address 2018H. The CCR register is a non-memory mapped location that can only be written to during the reset sequence; once it is loaded it cannot be changed until the next reset occurs. The 8096BH will correctly read this location in every bus mode.

If the  $\overline{EA}$  pin is set to a logical 0, the access to 2018H comes from external memory. If  $\overline{EA}$  is a logical 1, the access comes from internal ROM/EPROM. If  $\overline{EA}$  is +12.5V, the CCR is loaded with a byte from a separate non-memory-mapped location called PCCB (Programming CCB). The Programming mode is described in the EPROM Characteristics Section.

### **BUS WIDTH**

The 8096BH external bus width can be run-time configured to operate as a standard 16-bit multi-

plexed address/data bus, or as an 8088 minimum mode type 16-bit address/ 8-bit data bus.


During 16-bit bus cycles, Ports 3 and 4 contain the address multiplexed with data using ALE to latch the address. In 8-bit bus cycles, Port 3 is multiplexed address/data while Port 4 is address bits 8 through 15. The address bits on Port 4 are valid throughout an 8-bit bus cycle. Figure 8 shows the two options.

The bus width can be changed each bus cycle and is controlled using bit 1 of the CCR with the BUS-WIDTH pin. If either CCR.1 or BUSWIDTH is a 0, external accesses will be over a 16-bit address/8-bit data bus. If both CCR.1 and BUSWIDTH are 1s, external accesses will be over a 16-bit address/16-bit data bus. Internal accesses are always 16-bits wide.

The bus width can be changed every external bus cycle if a 1 was loaded into CCR bit 1 at reset. If this is the case, changing the value of the BUSWIDTH pin at run-time will dynamically select the bus width. For example, the user could feed the INST line into the BUSWIDTH pin, thus causing instruction accesses to be word wide from EPROMs while data accesses are byte wide to and from RAMs. A second example would be to place an inverted version of Address bit 15 on the BUSWIDTH pin. This would make half of external memory word wide, while half is byte wide.

Since BUSWIDTH is sampled after address decoding has had time to occur, even more complex memory maps could be constructed. See the timing specifications for an exact description of BUSWIDTH timings. The bus width will be determined by bit 1 of the CCR alone on 48-pin parts since they do not have a BUSWIDTH pin.

When using an 8-bit bus, some performance degradation is to be expected. On the 8096BH, instruction execution times with an 8-bit bus will slow down if any of three conditions occur. First, word writes to external memory will cause the executing instruction to take two extra state times to complete. Second, word reads from external memory will cause a one state time extension of instruction execution time. Finally, if the prefetch queue is empty when an instruction fetch is requested, instruction execution is lengthened by one state time for each byte that must be externally acquired (worst case is the number of bytes in the instruction minus one).



bluow ald T mig HTGH/2U8 and no at Figure 8. Bus Width Options

#### **BUS CONTROL**

The 8096BH can be made to provide bus control signals of several types. Three control lines have dual functions designed to reduce external hardware. Bits 2 and 3 of the CCR specify the functions performed by these control lines.

#### Standard Bus Control a shad mig-84 no shola HOO

If CCR bits 2 and 3 are 1s, then the standard 8096BH control signals  $\overline{WR}$ ,  $\overline{BHE}$  and ALE are provided (Figure 9).  $\overline{WR}$  will come out for every write.  $\overline{BHE}$  will be valid throughout the bus cycle and can be combined with  $\overline{WR}$  and address line 0 to form  $\overline{WRL}$  and  $\overline{WRH}$ . ALE will rise as the address starts to come out, and will fall to provide the signal to externally latch the address.




Figure 9. Standard Bus Control



#### **Write Strobe Mode**

The Write Strobe Mode eliminates the necessity to externally decode for odd or even byte writes. If CCR bit 2 is a 0, and the bus is in a 16-bit cycle, WRL and WRH signals are provided in place of WR and BHE (Figure 10). WRL will go low for all byte writes to an even address and all word writes. WRH will go low for all byte writes to an odd address and all word writes.

In an 8-bit bus cycle with CCR bit 2 a 0, WR is provided (Figure 10). WR will go low for all writes.





Figure 10. Write Strobe Mode





#### **Address Valid Strobe Mode**

If CCR bit 3 is a 0, then an Address Valid strobe is provided in the place of ALE (Figure 11). When the address valid mode is selected,  $\overline{\text{ADV}}$  will go low after an external address is set up. It will stay low until the end of the bus cycle, where it will go inactive high. This can be used to provide a chip select for external memory.




Figure 11. Address Valid Strobe Mode

## **Address Valid with Write Strobe**

If both CCR bits 2 and 3 are 0s, both the Address Valid strobe and the Write Strobes will be provided for bus control. Figure 12 shows these signals.




Figure 12. Write Strobe with Address Valid Strobe



#### READY CONTROL

To simplify ready control, four modes of internal ready control logic have been provided. The modes are chosen by properly configuring bits 4 and 5 of the CCR.

The internal ready control logic can be used to limit the number of wait states that slow devices can insert into the bus cycle. When the READY pin is pulled low, wait states will be inserted into the bus cycle until the READY pin goes high, or the number of wait states equals the number specified by CCR bits 4 and 5, whichever comes first. Table 3 shows the number of wait states that can be selected. Internal Ready control can be disabled by loading 11 into bits 4 and 5 of the CCR.

Table 3. Internal Ready Control

and the second second		
IRC1	IRC0	Description
0	0	Limit to 1 Wait State
0	1	Limit to 2 Wait States
1	0	Limit to 3 Wait States
1	1	Disable Internal Ready Control

This feature provides for simple ready control. For example, every slow memory chip select line could be ORed together and be connected to the READY pin with CCR bits 4 and 5 programmed to give the proper number of wait states to the slow devices.

#### PROGRAM SECURITY

Four modes of program security are available on the 839XBH and 879XBH parts. CCR bits 6 and 7 (SEC0, SEC1) select whether internal program memory can be read (or written in EPROM parts) by a program executing from external memory. The modes are shown in Table 4. Internal ROM/EPROM addresses 2020H through 3FFFH are protected from reads while 2000H through 3FFFH are protected from writes, as set by the CCR.

**Table 4. Program Security Modes** 

SEC1	SEC0	Protection
0	TVNOILO	Read and Write Protected
0	1	Write Protected
1	0	Read Protected
1	1	No Protection

Only code executing from internal memory can read protected internal memory, while a write protected memory can not be written to, even from internal execution. As a result of 8096BH prefetching of instructions, however, accesses to protected memory are not allowed for instructions located above 3FFAH. Note that the interrupt vectors and the CCR are not protected.


To ensure ROM/EPROM security while allowing verification and testing, the 839XBH and 879XBH require security key verification before programming or test modes are allowed to read protected memory. Before protected memory can be read, the chip reads external memory locations 4020H through 402FH and compares the values found to the internal security key located from 2020H through 202FH. Only when the values exactly match will accesses to protected memory be allowed.

# High Speed I/O Unit (HSIO)

The HSIO unit consists of the High Speed Input Unit (HSI), The High Speed Output Unit (HSO), one counter and one timer. "High Speed" denotes that the units can perform functions related to the timers without CPU intervention. The HSI records times when events occur and the HSO triggers events at pre-programmed times.

All actions within the HSIO unit are synchronized to the timers. The two 16-bit timer/counter registers in the HSIO unit are cleared on chip reset and can be programmed to generate an interrupt on overflow. The Timer 1 register is automatically incremented every 8 state times (every 2.0  $\mu s$ , with a 12 MHz clock). The Timer 2 register can be programmed to count transitions on either the T2CLK pin or HSI.1 pin. It is incremented on both positive and negative edges of the selected input line. In addition to being cleared by reset, Timer 2 can also be cleared in software or by signals from input pins T2RST or HSI.0. Neither of these timers is required for either the Watchdog timer or the serial port.

The High Speed Input (HSI) unit can detect transitions on any of its 4 input lines. When one occurs it records the time (from Timer 1) and which input lines made the transition. This information is recorded with 2  $\mu$ s (12 MHz system) resolution and stored in an 8-level FIFO. The unit can be programmed to look for four types of events, as shown in Figure 13. It can activate the HSI Data Available interrupt either when the Holding Register is loaded or the 6th FIFO entry has been made. Each input line can be individually enabled or disabled to the HSI unit by software.



and test appears been a roll from Figure 13. High Speed Input Unit

The High Speed Output (HSO) unit is shown in Figure 14. It can be programmed to set or clear any of its 6 output lines, reset Timer 2, trigger an A/D conversion, or set one of 4 Software Timer flags at a programmed time. An interrupt can be enabled for any of these events. Either Timer 1 or Timer 2 can be referenced for the programmed time value and up to 8 commands for preset actions can be

stored in the CAM (Content Addressable Memory) file at any one time. As each action is carried out at its preset time that command is removed from the CAM making space for another command. HSO.4 and HSO.5 are shared with the HSI unit as HSI.2 and HSI.3, and can be individually enabled or disabled as outputs.




Figure 14. High Speed Output Unit



#### Standard I/O Ports language in notice in the land

There are 5 8-bit I/O ports on the 8096BH in addition to the High Speed I/O lines.

Port 0 is an input-only port which shares its pins with the analog inputs to the A/D Converter. The port can be read digitally and/or, by writing to the A/D Command Register, one of the lines can be selected as the input to the A/D Converter. Port 0 is also used to input mode information on EPROM parts operating in the Programming mode.

Port 1 is a quasi-bidirectional I/O port. "Quasi-bidirectional" means the port pin has a weak internal pullup that is always active and an internal pulldown which can either be on (to output a 0) or off (to output a 1). This configuration allows the pin to be used as either an input or an output without using a data direction register. In parallel with the weak internal pullup is a much stronger internal pullup that is activated for one state time when the pin is internally driven from 0 to 1. This is done to speed up the 0-to-1 transition time.

Port 2 is a multi-functional port. Two of the pins (P2.6, 2.7) are quasi-bidirectional while the remaining six are shared with other functions in the 8096BH, as shown in Table 5. Port 2 is also used for control signals by EPROM parts operating in the Programming Mode.

Table 5. Port 2 Pin Functions

Port	Function	Alternate Function
P2.0	output	TXD (serial port transmit)
P2.1	input	RXD (serial port receive)
P2.2	input	EXTINT (external interrupt)
P2.3	input	T2CLK (Timer 2 clock)
P2.4	input	T2RST (Timer 2 reset)
P2.5	output	PWM (pulse-width modulation)

Ports 3 and 4 are bi-directional I/O ports with open drain outputs. These pins are also used as the multiplexed address/data bus when accessing external memory, in which case they have strong internal pullups. The internal pullups are only used during external memory read or write cycles when the pins are outputting address or data bits. At any other time, the internal pullups are disabled. When used as a system bus, Ports 3 and 4 can be configured to be either a multiplexed 16-bit address/data bus or a multiplexed 16-bit address/ 8-bit data bus. EPROM parts also use Ports 3 and 4 to pass programming commands, addresses, data and status.

# Serial Port added to also seemed and to vas

The serial port is compatible with the MCS-51 family, (8051, 8031 etc.), serial port. It is full duplex, and double-buffered on receive. There are 3 asynchronous modes and 1 synchronous mode of operation for the serial port. The asynchronous modes allow for 8 or 9 bits of data with even parity optionally inserted for one of the data bits. Selective interrupts based on the 9th data bit are available to support interprocessor communication.

Baud rates in all modes are determined by an independent 16-bit on-chip baud rate generator. Either the XTAL1 pin or the T2CLK pin can be used as the input to the baud rate generator. The maximum baud rate in the asynchronous mode is 187.5 KBaud. The maximum baud rate in the synchronous mode is 1.5 MBaud.

# **Pulse Width Modulator (PWM)**

The PWM output shares a pin with port bit P2.5. When the PWM output is selected, this pin outputs a pulse train having a fixed period of 256 state times, and a programmable width of 0 to 255 state times. The width is programmed by loading the desired value, in state times, to the PWM Control Register.

# A/D Converter with Sample and Hold

The analog-to-digital converter is a 10-bit, successive approximation converter with internal sample and hold. It has a fixed conversion time of 88 state times which includes the 4 state acquisition time of the internal Sample/Hold. With a 12 MHz clock, the conversion takes 22  $\mu s$ , including the 1  $\mu s$  sample for the Sample and Hold. The Sample acquisition begins 4 state times after the conversion is triggered. A 2 pF capacitance is charged from the input signal during acquisition.

The analog input must be in the range of 0 to  $V_{REF}$  (nominally,  $V_{REF}=5V$ ). This input can be selected from 8 analog input lines, which connect to the same pins as Port 0. A conversion can be initiated either by setting a control bit in the A/D Command register, or by programming the HSO unit to trigger the conversion at some specified time.

#### Interrupts

The 8096BH has 20 interrupt sources which vector through 8 interrupt vectors. A 0-to-1 transition from



any of the sources sets a corresponding bit in the Interrupt Pending register. The content of the Interrupt Mask register determines if a pending interrupt will be serviced or not. If it is to be serviced, the CPU pushes the current Program Counter onto the Stack and reloads it with the vector corresponding to the desired interrupt. The interrupt vectors are located in addresses 2000H through 2011H, as shown in Figure 15.

	Vector I	Location	10 1088900101831
vector beni	, ,	(Low Byte)	Priority
Software	2011H	2010H	Not Applicable
Extint SEX 2 TE	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	bused 6 urrises
Software Timers	200BH	200AH	5 buasi
HSI.0	2009H	2008H	4
High Speed Outputs	2007H	2006H	utibly 3 setu
HSI Data Available	2005H	2004H	MW4 2 h nerth
A/D Conversion Complete	2003H	2002H	mmengding a br
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 15. Interrupt Vectors

At the end of the interrupt routine the RET instruction pops the program counter from the stack and execution continues where it left off. It is not necessary to store and replace registers during interrupt routines as each routine can be set up to use a dif-

ferent section of the register file. This feature of the architecture provides for very fast context switching. While the 8096BH has a single priority level in the sense that any interrupt may itself be interrupted, a priority structure exists for resolving simultaneously pending interrupts, as indicated in Figure 15. Since the interrupt pending and interrupt mask registers can be manipulated in software, it is possible to dynamically alter the interrupt priorities to suit the users software.

# **Watchdog Timer**

The watchdog timer is a 16-bit counter which, once started, is incremented every state time. If not cleared before it overflows, the RESET pin will be pulled down for two state times, causing the system to be reinitialized. In a 12 MHz system, the watchdog timer overflows after 16 ms.

This feature is provided as a means of graceful recovery from a software upset. The counter must be cleared by the software before it overflows, or else the system assumes an upset has occurred and activates  $\overline{\text{RESET}}.$  Once the watchdog timer is started it cannot be turned off by software. The flip-flop which enables the watchdog timer has been designed to maintain its state through  $V_{CC}$  glitches to as low as 0V or as high as 7V for 1  $\mu s$  to 1 ms.

To start the watchdog timer, or to clear it, one writes 1EH followed by 0E1H to the WDT address (000AH). The Watchdog cannot be stopped once it is started unless the system is reset.



## PIN DESCRIPTIONS

Symbol	notional Tone of Name and Function	
Vcc 0 = 3A	Main supply voltage (5V), or non-lamenta of higher digit about to alder 3 hold au 8	FINA SHE
V <sub>SS</sub> albaina 0	Digital circuit ground (0V).	
V <sub>PD</sub> , r = 0, on will go an will go , or	RAM standby supply voltage (5V). This voltage must be present during normal operation Down condition (i.e. $V_{CC}$ drops to zero), if RESET is activated before $V_{CC}$ drops below continues to be held within spec., the top 16 bytes in the Register File will retain their comust be held low during the Power Down and should not be brought high until $V_{CC}$ is with the oscillator has stabilized.	spec and V <sub>PD</sub> ontents. RESET
VREF and III	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the arthe A/D converter and the logic used to read Port 0.	nalog portion of
ANGND	Reference ground for the A/D converter. Should be held at nominally the same potential	al as V <sub>SS</sub> .
VPP politic yllan	Programming voltage for the EPROM parts. It should be $\pm$ 12.5V. This pin is V <sub>BB</sub> on 8X Systems that have this pin connected to ANGND through a capacitance (required on 8 not need to change.	
XTAL1	Input of the oscillator inverter and of the internal clock generator.	1671
XTAL2	Output of the oscillator inverter.	
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/3 the oscillator fre 33% duty cycle.	equency. It has a
RESET es es enti ni ar	Reset input to the chip. Input low for at least 2 state times to reset the chip. The subset transition re-synchronizes CLKOUT and commences a 10-state-time sequence in whice cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed normal operation. RESET has an internal pullup.	h the PSW is
BUSWIDTH end A	Input for buswidth selection. If CCR bit 1 is a one, this pin selects the bus width for the progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit c CCR bit 1 is a 0, the bus is always an 8-bit bus. This pin is the TEST pin on 8X9X-90 pa TEST tied to V <sub>CC</sub> do not need to change. If this pin is left unconnected, it will rise to V <sub>CC</sub>	ycle occurs. If rts. Systems with
NMI	A positive transition clears the watchdog timer count, and causes a vector to external r 0000H. External memory from 00H through 0FFH is reserved for Intel development sys	
INST	Output high during an external memory read indicates the read is an instruction fetch. I throughout the bus cycle.	NST is valid
her an 8-KAT address to the the address address address	Input for memory select (External Access). $\overline{EA}$ equal to a TTL-high causes memory acceptations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. $\overline{EA}$ equal to accesses to these locations to be directed to off-chip memory. $\overline{EA}$ = +12.5V causes begin in the Programming mode. $\overline{EA}$ has an internal pulldown, so it goes to 0 unless dri	a TTL-low causes execution to
ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options p demultiplex the address from the address/data bus. When the pin is ADV, it goes inact end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV during external memory accesses.	ive high at the
RD	Read signal output to external memory. RD is activated only during external memory re	eads. 3TAM38
WR/WRL	Write and Write Low output to external memory, as selected by the CCR. WR will go low external write, while WRL will go low only for external writes where an even byte is bein WR/WRL is activated only during external memory writes.	

Symbol	notion Name and Function	Symbol
HRW\BHB  on' in a Power  spec and Vep  contents. RESET	Bus High Enable or Write High output to external memory, as selected selects the bank of memory that is connected to the high byte of the dather the bank of memory that is connected to the low byte of the data bus. The wide memory can be to the low byte only (A0 = 0, BHE = 1), to the high BHE# = 0), or both bytes (A0 = 0, BHE = 0). If the WRH function is solow if the bus cycle is writing to an odd memory location.	ta bus. A0 = 0 selects Thus accesses to a 16-bit ph byte only (A0 = 1,
to nothey golan to nothey golan eg/v as ist .snag de-Xex ob (ahag 08-Xex)	Ready input to lengthen external memory cycles, for interfacing to slow for bus sharing. If the pin is high, CPU operation continues in a normal reprior to the falling edge of CLKOUT, the Memory Controller goes into a positive transition in CLKOUT occurs with READY high. The bus cycle to 1 μs. When the external memory is not being used, READY has no extended the number of wait states inserted into a bus cycle held not ready is avait configuration of CCR. READY has a weak internal pullup, so it goes to low.	manner. If the pin is low wait mode until the next can be lengthened by up offect. Internal control of ailable through
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI of them (HSI.2 and HSI.3) are shared with the HSO Unit. The HSI pins a EPROM parts in Programming mode.	
HSO 11 yoneupa	Outputs from High Speed Output Unit. Six HSO pins are available: HSO. HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are share	
quant low-0 fro9 th the PStV is Linput high for	8-bit high impedance input-only port. These pins can be used as digital inputs to the on-chip A/D converter. These pins are also a mode input programming mode.	
Port 1	8-bit quasi-bidirectional I/O port.	ago isamion
Port 2	8-bit multi-functional port. Six of its pins are shared with other functions remaining 2 are quasi-bidirectional. These pins are also used to input a on EPROM parts in Programming Mode.	
Ports 3 and 4	8-bit bi-directional I/O ports with open drain outputs. These pins are sh address/data bus which has strong internal pullups. Ports 3 and 4 are a address and data path by EPROM parts operating in the programming	also used as a command,

#### **INSTRUCTION SET**

The 8096BH instruction set makes use of six addressing modes as described below:

**DIRECT**—The operand is specified by an 8-bit address field in the instruction. The operand must be in the Register File or SFR space (locations 0000H through 00FFH).

**IMMEDIATE**—The operand itself follows the opcode in the instruction stream as immediate data. The immediate data can be either 8-bits or 16-bits as required by the opcode.

**INDIRECT**—An 8-bit address field in the instruction gives the word address of a word register in the Register File which contains the 16-bit address of the operand. The operand can be anywhere in memory.

**INDIRECT WITH AUTO-INCREMENT**—Same as Indirect, except that, after the operand is referenced, the word register that contains the operand's address is incremented by 1 if the operand is a byte, or by 2 if the operand is a word.

INDEXED (LONG AND SHORT)—The instruction contains an 8-bit address field and either an 8-bit or a 16-bit displacement field. The 8-bit address field gives the word address of a word register in the Register File which contains a 16-bit base address. The 8- or 16-bit displacement field contains a signed displacement that will be added to the base address to produce the address of the operand. The operand can be anywhere in memory.

The 8096BH contains a Zero Register at word address 0000H (and which contains 0000H). This register is available for performing comparisons and for use as a base register in indexed addressing. This effectively provides direct addressing to all 64K of memory.

In the 8096BH, the Stack Pointer is at word address 0018H in the Register File. If the 8-bit address field contains 18H, the Stack Pointer becomes the base register. This allows direct accessing of variables in the stack.

The following tables list the MCS-96 instructions, their opcodes, and execution times.



	nstru	ction	Summ	nary
--	-------	-------	------	------

	Oper-			1	eg Fl	ags			Makes
Mnemonic	ands	Operation (Note 1)	Z	N	C	V	VT	ST	Notes
ADD/ADDB	2	D ← D + A 0 = 5 ft	v	10	10	10	1	_	31/
ADD/ADDB	3	D ← B + A 0 = 1/11	1	10	10	10	1	_	36
ADDC/ADDCB	2	$D \leftarrow D + A + C$	1	1	10	1	1	_	T.
SUB/SUBB	2	D ← D − A 0 = 2 bas 0 = M H	v	10	10	-	1	_	TE
SUB/SUBB	3	$D \leftarrow B - A$ $t = \sum_{i=1}^{n} a_i = A$	1	-	1	~	1	_	3.
SUBC/SUBCB	2	D ← D − A + C − 1 0 = ∑ bns 1 = 0 ti	1	10	10	-	1	_	-
CMP/CMPB	2	#C = 0 or Z = 3 - A - D	"	10	10	~	1	_	HIV
MUL/MULU	2	D, D + 2 ← D*A	g <del>ree</del> rl	_	-	_	_	?	2
MUL/MULU	3	D, D + 2 ← B * A 0 = V1	q <del>m</del> el	_	1-	_	_	?	2
MULB/MULUB	2	D, D + 1 ← D*A TV selD; t = TV h	o <del>m</del> ul	_	-	_	_	?	3
MULB/MULUB	3	D, D + 1 ← B * A TV = 0 0 = TV 1	g <del>m</del> Ji	_	-	_	_	?	3/
DIVU	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	o <del>m</del> i	_	1-	10	1	_	2
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	armst		1-	10	1	_	3
DIV.	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	armil		8-	?	1	_	88
DIVB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	gr <del>us</del> t		E-	?	1	_	08
AND/ANDB	2	D ← D and A nent 0 = C n r - C	V	10	0	0	_	_	INI
AND/ANDB	3	D ← B and A	1	10	0	0	_	_	
OR/ORB	2	D ← DorA	~	10	0	0	_	100	BOVDE
XOR/XORB	2	D ← D (excl. or) A	1	~	0	0	_	98	EG/NE
LD/LDB	2	D ← A		_	1_	_	_	_8	CAINO
ST/STB	2	$A \leftarrow D + 2 \leftarrow Sign(D)$ $P \rightarrow A$	->_0	_	1	_	_	_	T
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$		_	1_	_	_	_	3, 4
LDBZE	2	D ← A; D + 1 ← 0			-	_	_	181	3, 4
PUSH	- 10	SP ← SP - 2; (SP) ← A	->_0		_	_	_	-81	LIOVAL
POP	1	$A \leftarrow (SP); SP \leftarrow SP + 2$		_	S	_		878	HS/Jh
PUSHF	0	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PSW$ ; $PSW \leftarrow 0000H$ $I \leftarrow 0$	0	0	0	0	0	0	HR\SH
POPF	0	$PSW \leftarrow (SP); SP \leftarrow SP + 2; \qquad I \leftarrow \nu$	1	10	00	10	1	10	013
SJMP	1_	PC ← PC + 11-bit offset		_	0-	_	_	_	5
LJMP	1_	PC ← PC + 16-bit offset		-	0-	_	_	_	7.5
BR [indirect]	0 10	PC ← (A) H080S -	0	-	0-	-	-	_	TE
SCALL	1_	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 11$ -bit offset	den-	-	0-	-	-	-	5
LCALL	1_	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 16$ -bit offset	- 79	F	0	-	-	-	5
RET	0	$PC \leftarrow (SP); SP \leftarrow SP + 2$	- 0	_	_	_	_		707
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	119.	_	_	_	_	_	5
JC .	1	Jump if C = 1	96	-	_	_	_	_	5
JNC	1	Jump if C = 0	_	_	_	_	_	_	5
JE	1	Jump if $Z = 1$	_	_	_	_	_	_	5

<sup>1.</sup> If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.

3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.

<sup>4.</sup> Changes a byte to a word.

<sup>5.</sup> Offset is a 2's complement number.



Instruction	Summary	(Continued)
-------------	---------	-------------

Mnemonic **	Oper-		Operation (Note 1)	1	Notes					
A AL SL	ands	121	Operation (Note 1)	Z	N	С	٧	VT	ST	110101
JNE - 1	×1 ×	Jump	if $Z = 0$	+	_	4	_2	-	-80	0A 5 0
JGE - 1	. 341 %	Jump	if $N = 0$	-	1	0	_8	_	190	0A\50
JLT -	N1 N	Jump	if N = 1	-	1-	.0	-8	-	1040	A\0510
JGT - 1	a 541 %	Jump	if $N = 0$ and $Z = 0$	-	1-	-	-8	-	-00	U2 5 U
JLE - 1	u 11 %	Jump	if $N = 1$ or $Z = 1$	-	3-	0	-8		-88	U8 5 U
JH - 1	9(1) %	Jump	if C = 1 and Z = 0	-	1	-	-8	_	3000	2 5 0
JNH - 1	511 5	Jump	if $C = 0$ or $Z = 1$	_	5	0	-8	_	00	10\5M
JVS S	-1 -	Jump	if $V = 1$		+0	a.	-8	-	113	M/5U
JNV S	-1-	Jump	if V = 0 A * 8		40	a	-8	_	111	JM\5U
JVT	-1-	Jump	if VT = 1; Clear VT		1	0	-0	0	اللياا	11.85U
JNVT	1 -	Jump	if VT = 0; Clear VT	-	11	<u>a</u>	_8	0	ريس	5
JST - 1	-1 -	Jump	if STt=idmen -> S + C ,A\(S +	40	-	0	_8	1	-	5
JNST - T	-1-		if ST = 0 met t + G A\(t +	0.0	-	9	_8		_	857
JBS - T	3	Jump	if Specified Bit = 1 S + Q A\(S +	9	-	0	_8	_	_	5, 6
JBC -	3	Jump	if Specified Bit = 0	0.0	-	0	_8		_	5, 6
DJNZ	01	D -	$D-1$ ; if $D \neq 0$ then	ans		a	S		60	MANGIN
	0 8	PC +	PC + 8-bit offset	oms	-		-	-	7313	5
DEC/DECB	01 %	D ←	D - 1	-	10	1	1	1	_	BRONE
NEG/NEGB	01	D ←	0 - D A (10 )	-	1	1	1	1	700	DXVBO
INC/INCB	1	D ←	D+1	1	1	1	1	1	_	8010
EXT	1	D ←	D; D + 2 ← Sign (D)	1	1	0	0	-	_	2
EXTB	1	D ←	D; D + 1 ← Sign(D)	4	1	0	0	-	-	3
NOT/NOTB	1	D ←	Logical Not (D)	10	10	0	0	-	_	DBZE
CLR/CLRB	1	D ←	0 A> (98) S-	12	0	0	0	-	_	1480
SHL/SHLB/SHLL	2	C ←	msb — — — Isb ← 0	1	?	~	10	1	_	7
SHR/SHRB/SHRL	02 0	0 ->	$msblsb \rightarrow C$	1	?	-	0	-	10	- 7
SHRA/SHRAB/SHRAI	L 2	msb -	$\rightarrow$ msb $$ lsb $\rightarrow$ C	M	V	M	0	-	10	7
SETC	0	C ←	1 -> 1	S <del>7</del> -	-5 <u>-1</u> /1	21	_0	-	_	790
CLRC	0	C -	11-bit offset 0	95	-	0	_	-	_	GMI
CLRVT	0	VT +	- 16-bit offset	- 20		00	-	0	_	9ML
RST	0	PC +	- 2080H	0	0	0	0	0	0	8
DI 8	0 -	Disab	le All Interrupts (I ← 0)	43		02	-	-	_	LIAO
EI	0	Enabl	e All Interrupts (I ← 1)	09	-	UH.	_		_	-
NOP	0	PC +	- PC + 1	36		- SP		-	_	LIAU
SKIP	0	PC +	- PC + 2	77.7	-	-	-	-	_	Total Control
NORML	2	Left s	hift till msb = 1; D ← shift count	1	?	0	-		-	7
TRAP	0		- SP - 2; (SP) ← PC - (2010H)		) i an	iul.			Capation	9

<sup>1.</sup> If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

5. Offset is a 2's complement number.

<sup>6.</sup> Specified bit is one of the 2048 bits in the register file.

<sup>8.</sup> Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at

<sup>9.</sup> The assembler will not accept this mnemonic.



# **Opcode and State Time Listing**

	(03)	agn	DIRE	CT		IMMEDIATE INDIRECT®							INDEXED®						
		TH	JIRE	CI	livi	ME	JIAIE	N	ORI	MAL	AU	TO-INC.		SHO	RT	L	ONG		
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE®	BYTES	STATE®	OPCODE	BYTES	STATE() TIMES(8)	BYTES	STATE ① TIMES ®		
						AF	RITHME	TIC II	ITE	RUCTIO	NS								
ADD	2	64	3	804	65	4	150	66	3	6/11	3	7/12	67	4	6/11	5	7/12		
ADD	3	44	4	615	45	5	6	46	4	7/12	4	8/13	47	5	7/12	6.	8/13		
ADDB	2	74	3	4	75	3	148	76	3	6/11	3	7/12	77	4	6/11	5	7/12		
ADDB	3	54	4	885	155	4	5	56	4	7/12	4	8/13	57	5	7/12	6	8/13		
ADDC	2	A4	3	884	A5	4	150	A6	3	6/11	3	7/12	A7	4	6/11	5	7/12		
ADDCB	2	B4	3	E94	B5	3	4	B6	3	6/11	3	7/12	B7	4	6/11	5	7/12		
SUB	2	68	3	. 784	69	4	150	6A	3	6/11	3	7/12	6B	4	6/11	5	7/12		
SUB	3	48	4	5	49	5	60	4A	4	7/12	4	8/13	4B	5	7/12	6	8/13		
SUBB	2	78	3	4	79	3	HT041FI	7A	3	6/11	3	7/12	7B	4	6/11	5	7/12		
SUBB	3	58	4	EA5	59	4	150	5A	4	7/12	4	8/13	5B	5	7/12	6	8/13		
SUBC	2	A8	3	884	A9	4	15	AA	3	6/11	3	7/12	AB	4	6/11	5	7/12		
SUBCB	2	B8	3	E)4	B9	3	147	BA	3	6/11	3	7/12	BB	4	6/11	5	7/12		
CMP	2	88	3	4	89	4	15	8A	3	6/11	3	7/12	8B	4	6/11	5	7/12		
СМРВ	2	98	3	984	99	3	143	9A	3	6/11	3.	7/12	9B	4	6/11	5	7/12		
7/12		I\a	1	PA.P	7/1	€.	1110	3-	JA.	1 3	18	-CA	4	18	DA		BZE		
MULU	2	6C	3	25	6D	4	26	6E	3	27/32	3	28/33	6F	4	27/32	5	28/33		
MULU	3	4C	4	26	4D	5	27	4E	4	28/33	4	29/34	4F	5	28/33	6	29/34		
MULUB	2	7C	3	17	7D	3	817	7E	3	19/24	3	20/25	7F	4	19/24	5	20/25		
MULUB	3	5C	4	18	5D	4	18	5E	4	20/25	4	21/26	5F	5	20/25	6	21/26		
MUL	2	2	4	29	2	5	30	2	4	31/36	4	32/37	2	5	31/36	6	32/37		
MUL	3	2	5	30	2	6	31	2	5	32/37	5	33/38	2	6	32/37	7	33/38		
MULB	2	2	4	H21	2	4	21	2	4	23/28	4	24/29	2	5	23/28	6	24/29		
MULB	3	2	5	22	2	5	022	2	5	24/29	5	25/30	2	6	24/29	7	25/30		
DIVU	2	8C	3	25	8D	4	26	8E	3	28/32	3	29/33	8F	4	28/32	5	29/33		
DIVUB	2	9C	3	17	9D	3	17	9E	3	20/24	3	21/25	9F	4	20/24	5	21/25		
DIV	2	2	4	29	2	5	30	2	4	32/36	4	33/37	2	5	32/36	6	33/37		
DIVB	2	2	4	21	2	4	21	2	4	24/28	4	25/29	2	5	24/28	6	25/29		

1 Number of state times shown for internal/external operands.

The opcodes for signed multiply and divide are the opcodes for the unsigned functions with an "FE" appended as a prefix.

® State times shown for 16-bit bus.

Notes:

Description:

Notes:

Long indexed and Indirect + instructions have identical opocodes with Short indexed and Indirect modes, respectively. The second byte is even use byte of instructions using any indirect or indexed addressing mode specifies the exact mode used. If the second byte is even, use Indirect or Short Indexed. If it is odd, use Indirect + or Long indexed. In all cases the second byte of the instruction always specifies an even (word) location for the address referenced.

# **Opcode and State Time Listing (Continued)**

1	DOB	XBO	4L	-	IMMEDIATE			INDIRECT®						INDEXED®					
		1	IRE	CI				NORMAL			AUTO-INC.		SHORT			LONG			
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE	BYTES	STATE®	OPCODE	BYTES	STATE() TIMES()	BYTES	STATE TIMES ®		
						aL.	OGICAL	INS1	RU	CTIONS	BA								
AND	2	60	3	4	61	4	150	62	3	6/11	3	7/12	63	4	6/11	5	7/12		
AND	3	40	4	15	41	5	6	42	4	7/12	4	8/13	43	5	7/12	6	8/13		
ANDB	2	70	3	4	71	3	140	72	3	6/11	3	7/12	73	4	6/11	5	7/12		
ANDB	03	50	4	15	51	4	5	52	4	7/12	4	8/13	53	5	7/12	6	8/13		
OR	2	80	3	4	81	4	150	82	3	6/11	3	7/12	83	4	6/11	5	7/12		
ORB	2	90	3	784	91	3	1418	92	3	6/11	3	7/12	93	4	6/11	5	7/12		
XOR	2	84	3	8.4	85	4	150	86	3	6/11	3	7/12	87	4	6/11	5	7/12		
XORB	02	94	3	814	95	3	54.5	96	3	6/11	3	7/12	97	4	6/11	5	7/12		
7/12	3	11/0	1.0	87	CIND	ATA	TRANS	FER	INS	RUCT	ONS	79	L.	18	78		aau		
LD	2	A0	3	874	A1	4	95/17	A2	3	6/11	3	7/12	A3	4	6/11	5	7/12		
LDB	2	B0	3	8/4	B1	3	14	B2	3	6/11	3	7/12	B3	4	6/11	5	7/12		
STORY	2	CO	3	54	2440	-	-1110	C2	3	7/11	3	8/12	C3	4	7/11	.5	8/12		
STB	2	C4	3	94	E HAT	Le	-1340	C6	3	7/11	3	8/12	C7	4	7/11	5	8/12		
LDBSE	2	BC	3	8.4	BD	3	140	BE	3	6/11	3	7/12	BF	4	6/11	5	7/12		
LDBZE	2	AC	3	4	AD	3	4	AE	3	6/11	3	7/12	AF	4	6/11	5	7/12		
28/33	5	27/32	1	98	ST	ACK	OPER.	ATION	IS (i	nternal	stac	ck)	25	3	. 6C		UJUI		
PUSH	0.1	C8	2	8	C9	3	883	CA	2	11/15	2	12/16	CB	3	11/15	4	12/16		
POP	č 1	CC	2	12	2000	4	1924	CE	2	14/18	2	14/18	CF	3	14/18	4	14/18		
PUSHF	0	F2	1	8	21/2	1	20/25	[4]	SE	81	8	50	81	1	SC		BUJUB		
POPF	0	F3	18	9	32/3	4	31/36	14	3	30	7	0	29	4	0		JUI		
33/38	7	32/37	10	0	SI	ACI	OPER	ATIO	NS (	externa	sta	ck)	30	15	0 1		JUI		
PUSH	01-	C8	2	12	C9	3	12	CA	2	15/19	2	16/20	СВ	3	15/19	4	16/20		
POP	V 1	CC	2	14	25	-2	20045	CE	2	16/20	2	16/20	CF	3	16/20	4	16/20		
PUSHF	0	F2	1	12	29/3	3	28/32	3	38	26	4	G8	25	3	D8-15		UVI		
POPF	0	F3	1	13	21/2	8	20/24	3	30	17	8	Cl6	17	18	D9   8		SUVI		

JUMPS AND CALLS								
MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES	
LJMP	E7	3	8	LCALL	EF	3	13/16⑤	
SJMP / A STATE	20-27@	esu abo2 sosse	de que sta	SCALL	28-2F@	ns ani 2: enoin	13/16⑤	
BR[]	E3	2	8	RET	F0	or ladged. If	12/16⑤	
Notes:				TRAP3	F7 lement rot	ne time <b>l</b> shown	21/24	

① Number of state times shown for internal/external operands.

The assembler does not accept this mnemonic.
 The least significant 3 bits of the opcode are concatenated with the following 8 bits to form an 11-bit, 2's complement, offset for the relative call or jump.

State times for stack located internal/external.

<sup>®</sup> State times shown for 16-bit bus.



# **CONDITIONAL JUMPS**

All cor	nditional jumps	are 2 byte instru	ctions. They re	quire 8 state time	s if the jump is	taken, 4 if it is no	t.(8)
MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE
JC	DB	JE 10 TO MAKE	DF	JGE	D6 930MU	JGT	D2
JNC	D3	JNE	D7	JLT	DE	JLE	DA
JH	D9	I = JV GETAIRM 38	DD	JVT	DC	JST	D8
JNH COUNT GO	D1 TA THE S	JNV	D5	JNVT	D4	JNST	D0

#### JUMP ON BIT CLEAR OR BIT SET

BIT NUMBER								
MNEMONIC	0	OTHER OTHER	2	3	4	5	6	7
JBC	30	31	32	33	34	35	36	37
JBS	38	39	3A	3B	3C	3D	3E	3F

# LOOP CONTROL

MNEMONIC	OPCODE	BYTES	STATE TIMES
DJNZ	EO EO	3	5/9 STATE TIME (NOT TAKEN/TAKEN)(8)

#### SINGLE REGISTER INSTRUCTIONS

				RESIDENCE PROPERTY OF THE RESIDENCE OF T		
OPCODE	BYTES	STATES(8)	MNEMONIC	OPCODE	BYTES	STATES(8)
05	2	4	EXT	06	2 3	4
15	2	4	EXTB	16	A03H 2HA3 0	4
03	DATE bus	4	NOT	02	2	4
13	2	4	NOTB	12	2	4
07	2 011	4	CLR	01	2	4
17	2	4 W	CLRB	Asia 11 harms	2	4
	05 15 03 13	05 2 15 2 03 2 13 2	05 2 4 15 2 4 03 2 4 13 2 4 07 2 4	05         2         4         EXT           15         2         4         EXTB           03         2         4         NOT           13         2         4         NOTB           07         2         4         CLR	05         2         4         EXT         06           15         2         4         EXTB         16           03         2         4         NOT         02           13         2         4         NOTB         12           07         2         4         CLR         01	05         2         4         EXT         06         2           15         2         4         EXTB         16         2           03         2         4         NOT         02         2           13         2         4         NOTB         12         2           07         2         4         CLR         01         2

#### SHIFT INSTRUCTIONS

			M. ALMAN L. BUREAU						
INSTR			INSTR			INSTR	DBL WD		STATE TIMES(8)
MNEMONIC	OP	В	MNEMONIC	OP	В	MNEMONIC	OP	В	STATE TIMES
SHL	09	3	SHLB	19	3	SHLL	0D	3	7 + 1 PER SHIFT(7)
SHR	08	3	SHRB	18	3	SHRL	0C	3	7 + 1 PER SHIFT(7)
SHRA	0A	3	SHRAB	1A	3	SHRAL	0E	3	7 + 1 PER SHIFT(7)

# SPECIAL CONTROL INSTRUCTIONS

MNEMONIC	OPCODE	BYTES	STATES(8)	MNEMONIC	OPCODE	BYTES	STATES(8)
SETC	F9	1	4	DI	FA	1	4
CLRC	1-3\=F8 H-31)	1	4	El	FB	11	4
CLRVT	FC	1	4	NOP	FD	HST_Sta	4
RST	FE SERRO	1	166	SKIP	00	2	4

#### NORMALIZE


	MNEMONIC	MNEMONIC OPCODE BYTES		STATE TIMES			
I	NORML	0F	3	11 + 1 PER SHIFT	HSL2 STATUS		


# NOTES:


- 6. This instruction takes 2 states to pull RST low, then holds it low for 2 states to initiate a reset. The reset takes 12 states, at which time the program restarts at location 2080H.


  7. Execution will take at least 8 states, even for 0 shift.
- 8. State times shown for 16-bit bus.













	IOC0 (15)	H)		
T2RST -	-0 : loco.5			
Γ	0000	OC0.3	- T2 R	ESET
enditions	IOCO.0			
HSI.0	00	9,01	- HSI	
	IOCO.2			
Г	00	2.01	- HSI	
HSI.1	00	3.01	- TIME	R2
T2CLK -	IOCO.7		CLO	CK
	: IOCO.4	0.0+0.5		
HSI.2	00	20.0	- HSI	
	IOCO.6			
HSI.3	00	dae	- HSI	
			27009	90-29

Supply Voltage	Vector L	ocation	04A	
Vector	(High Byte)	(Low Byte)	Priority	
Software	2011H	2010H	Not Applicable	
Extint	200FH	200EH	7 (Highest)	
Serial Port	200DH	200CH	6	
Software	200BH	200AH	5 PUIV	
Timers		tioV ApiH I	ignt HIV	
HSI.0	2009H	2008H	and 4 HHV	
High Speed	2007H	2006H	3 SHIV	
Outputs	egs, NML	NoV rigit (	Vests Inpu	
HSI Data	2005H	2004H	100 2 LOV	
Available		V rigit fu	NOV NOV	
A/D Conversion Complete	2003H	2002H	tov 1 sol	
Timer Overflow	2001H	2000H	0 (Lowest)	





# **ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias .	0°C to +70°C
Storage Temperature	-40°C to +150°C
Voltage from Any Pin to VSS or ANGND	
Average Output Current from Any F	Pin10 mA
Power Dissipation	1.5W

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

# **OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
TA	Ambient Temperature Under Bias	08-0900	+70	С
Vcc	Digital Supply Voltage	4.50	5.50	٧
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	٧
fosc	Oscillator Frequency	6.0	12	MHz
V <sub>PD</sub>	Power-Down Supply Voltage	4.50	5.50	٧

NOTE: ANGND and VSS should be nominally at the same potential.

# D.C. CHARACTERISTICS

.C. CHA	. CHARACTERISTICS		100003			
Symbol	Parameter	Min	Max	Units	<b>Test Conditions</b>	
VIL	Input Low Voltage (Except RESET)	-0.3	+0.8	V	-0_0-4-01SH	
V <sub>IL1</sub>	Input Low Voltage, RESET	-0.3	+0.7	VS 00	湖~~。	
VIH	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	V <sub>CC</sub> +0.5	V	-or on	
V <sub>IH1</sub>	Input High Voltage, RESET Rising	2.4	V <sub>CC</sub> +0.5	V	HSL1 Deep LISH	
V <sub>IH2</sub>	Input High Voltage, RESET Falling	2.1	V <sub>CC</sub> +0.5	V	TOOLE automation or a fill	
V <sub>IH3</sub>	Input High Voltage, NMI, XTAL1	2.2	V <sub>CC</sub> + 0.5	V	11 * * *	
VOL S	Output Low Voltage		0.45	V	(Note 1)	
VOH	Output High Voltage	2.4		Va.00	(Note 2)	
Icc	V <sub>CC</sub> Supply Current (0) more symbol (1) A	pg_01	200	mA	All Outputs Disconnected.	
IPD	VPD Supply Current		1	mA	Normal operation and Power-Down.	
IREF	V <sub>REF</sub> Supply Current		8	mA		
ILI	Input Leakage Current to all pins of HSI, P0 P3, P4, and to P2.1.		±10	μΑ	V <sub>in</sub> = 0 to V <sub>CC</sub> (Note 3)	
Iн	Input High Current to EA		100	μΑ	V <sub>IH</sub> = 2.4V	
IIL	Input Low Current to all pins of P1, and to P2.6, P2.7.		-100	μΑ	V <sub>IL</sub> = 0.45V	
I <sub>IL1</sub>	Input Low Current to RESET		-2	mA	$V_{IL} = 0.45V$	
I <sub>IL2</sub>	Input Low Current P2.2, P2.3, P2.4 READY		-50	μΑ	$V_{IL} = 0.45V$	
Cs	Pin Capacitance (Any Pin to V <sub>SS</sub> )		10	pF	fTEST = 1.0 MHz	

1.  $I_{OL} = 0.36$  mA for all pins of P1, for P2.6 and P2.7, and for all pins of P3 and P4 when used as ports.

I<sub>OL</sub> = 2.0 mA for TXD, RXD (in serial port mode 0), PWM, CLKOUT, ALE, BHE, RD, WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15).

2.  $I_{OH}=-20~\mu A$  for all pins of P1, or P2.6 and P2.7.  $I_{OH}=-200~\mu A$  for TXD, RXD (in serial port mode 0), PWM, CLKOUT, ALE, BHE, WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15).

P3 and P4, when used as ports, have open-drain outputs.

3. Analog Conversion not in process.



## A/D CONVERTER SPECIFICATIONS

A/D Converter operation is verified only on the 8097BH, 8397BH, 8095BH, 8395BH, 8797BH, 8795BH.

The absolute conversion accuracy is dependent on the accuracy of  $V_{REF}$ . The specifications given below assume adherence to the Operating Conditions section of these data sheets. Testing is done at  $V_{REF}=5.120V$ .

Resolution	± 0.001 VREF
Accuracy	± 0.004 VREF
Differential nonlinearity ± 0	.002 VREF max
Integral nonlinearity ± 0	.004 VREF max
Channel-to-channel matching	±1 LSB
Crosstalk (DC to 100 KHz)	60 dB max

A.C. CHARACTERISTICS (V<sub>CC</sub>, V<sub>PD</sub> = 4.5 to 5.5V; T<sub>A</sub> = 0°C to 70°C; f<sub>OSC</sub> = 6.0 to 12.0 MHz)

Test Conditions: Load Capacitance on Output Pins = 80 pF

Oscillator Frequency = 12 MHz

TIMING REQUIREMENTS (Other system components must meet these specs.)

Symbol	Parameter	Min	Max	Units
TCLYX(5)	READY Hold after CLKOUT Edge	0(1)	Mar cated SNA	ns
TLLYV	End of ALE to READY Setup	-Tosc	2Tosc-60	ns
TLLYH	End of ALE to READY High	2Tosc+40	4Tosc-40	ns
TYLYH	Non-ready Time	⊒ t∆ tvalA	1000	ns
TAVDV	Address Valid to Input Data Valid	els	5Tosc-80	ns
TRLDV	RD Active to Input Data Valid	73.16 tool/	3Tosc-60	ns
TRHDX	Data Hold after RD Inactive(3)	0	TUONOUE	ns
TRHDZ	RD Inactive to Input Data Float(3)	0 0	Tosc-20	ns
TAVGV(5)	Address valid to BUSWIDTH valid	TALBOA RES TO	2 Tosc - 100	ns
TLLGX(5)	BUSWIDTH hold after ALE/ADV low	Tosc +10	CONTRACTOR	ns
TLLGV(5)	ALE/ADV low to BUSWIDTH valid	Sent Light Tell	Tosc -50	ns

NOTE:

<sup>5.</sup> Pins not bonded out on 48-pin parts.



# A.C. CHARACTERISTICS (Continued)

TIMING RESPONSES (MCS-96 parts meet these specs ).

Symbol	0± Parameter name III	Min	Max	Units
FXTALIV 400	Oscillator Frequency in the leader of the control o	acy is 0.6 senden	upos n12.0 vnop	MHz e
Tosc	Oscillator Period and of Jennedo -9d	83 83 83 83 83 83 83 83 83 83 83 83 83 8	166	ns
TCHCH(5)	CLKOUT Period(3)	3Tosc(4)	3Tosc(4)	li tonsoito
TCHCL(5)	CLKOUT High Time	Tosc-20	Tosc + 20	ns 33
TCLLH(5)	CLKOUT Low to ALE High	-5	20	ns
TLLCH(5)	ALE Low to CLKOUT High	Tosc-20	Tosc + 40	ns
TLHLL	ALE Pulse Width	M Tosc-25	Tosc+15	ns
TAVLL	Address Setup to End of ALE	Tosc-50		ns
TLLRL	End of ALE to RD or WR Active	Tosc-20	UIREMENTS (O	ns
TLLAX	Address hold after End of ALE	Tosc-20		ns
TWLWH	WR Pulse Width	3Tosc-35	DH YGASH	ns
TQVWH	Output Data Valid to End of WR	3Tosc-60	End of ALE	ns
TWHQX	Output Data Hold after WR	Tosc-25	End of ALE	ns
TWHLH	End of WR to Next ALE	Tosc-25	Non-ready	ns
TRLRH	RD Pulse Width	3Tosc-30	Address Ve	ns
TRHLH	End of RD to Next ALE	Tosc-25	HD Active to	ns
TCLVL(5)	CLOCKOUT Low to ADV Low	Tosc-20	Tosc+20	ns
TRHBX(5)	RD High to INST, BHE, AD8-15 Inactive	Tosc	Tosc+30	ns
TWHBX(5)	WR High to INST, BHE, AD8-15 Inactive	Tosc	Tosc+30	ns
THLHH	WRL, WRH Low to WRL, WRH High	2Tosc-20	2Tosc+20	ns
TLEHL	ALE Low to WRL, WRH Low	2Tosc-20	2Tosc+20	ns
TQVHL	Output Data Valid to WRL, WRH Low	Tosc-60		ns


5. Pins not bonded out on 48-pin parts.

at 2Tosc +60 (TLLCH(max) + TCHCL(max)) after the falling edge of ALE.


If more than one wait state is desired, add 3Tosc for each additional wait state.


This specification is not tested, but is verified by design analysis and/or derived from other tested parameters.

<sup>4.</sup> CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3Tosc ± 10 ns if Tosc is constant and the rise and fall times on XTAL 1 are less than 10 ns.



# WAVEFORM — 16-BIT BUS







# A.C. CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE


# SERIAL PORT TIMING—SHIFT REGISTER MODE


Test Conditions:  $T_A = 0$ °C to +70°C;  $V_{CC} = 5V \pm 10$ %;  $V_{SS} = 0V$ ; Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Period	8T <sub>osc</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge	4T <sub>osc</sub> - 50	4T <sub>osc</sub> + 50	ns
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	3T <sub>osc</sub>	WW 2 2 14	ns
T <sub>XHQX</sub>	Output Data Hold After Clock Rising Edge	2T <sub>osc</sub> - 50	Name of the last o	ns
T <sub>XHQV</sub>	Next Output Data Valid After Clock Rising Edge	GGA )	2Tosc +50	ns
T <sub>DVXH</sub>	Input Data Setup to Clock Rising Edge	3T <sub>osc</sub> - 30		ns
T <sub>XHDX</sub>	Input Data Hold After Clock Rising Edge	0		ns
T <sub>XHQZ</sub>	Last Clock Rising to Output Float		5T <sub>osc</sub>	ns

# WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE


#### SERIAL PORT WAVEFORM—SHIFT REGISTER MODE












# WAVEFORM-SERIAL PORT-SHIFT REGISTER MODE

## SERIAL PORT WAVEFORM-SHIFT REGISTER MODE





## **EPROM CHARACTERISTICS**

The 879XBH contains 8K bytes of ultraviolet Eraseable and Electrically Programmable Read Only Memory (EPROM) for internal storage. This memory can be programmed in a variety of ways — including at run-time under software control.

The EPROM is mapped into memory locations 2000H through 3FFFH if EA is a TTL high. However, applying +12.5V to EA when the chip is reset will place the 879XBH in EPROM Programming mode. The Programming mode has been implemented to support EPROM programming and verification.

When an 879XBH is in Programming mode, special hardware functions are available to the user. These functions include algorithms for slave, gang and auto EPROM programming.

# Programming the 879XBH

Three flexible EPROM programming modes are available on the 879XBH—auto, slave and run-time. These modes can be used to program 879XBHs in a gang, stand alone or run-time environment.

The Auto Programming Mode enables an 879XBH to program itself, and up to 15 other 879XBHs, with the 8K bytes of code beginning at address 4000H on its external bus. The Slave Mode provides a standard interface that enables any number of 879XBHs to be programmed by a master device such as an EPROM programmer. The Run-Time Mode allows individual EPROM locations to be programmed at run-time under complete software control.

In the Programming mode, some I/O pins have been renamed. These new pin functions are used to determine the programming function that is performed, provide programming ALEs, provide slave ID numbers and pass error information. Figure 16 shows

how the pins are renamed. Figure 17 describes each new pin function.

While in Programming mode, PMODE selects the programming function that is performed (see Figure 18). When not in the Programming mode, Run-Time programming can be done at any time.

PMODE	Programming Mode		
0-4	Reserved		
8.5	Slave Programming		
6-0BH	Reserved		
0CH	Auto Programming Mode		
ODH	Program Configuration Byte		
0EH-0FH	Reserved		

Figure 18. Programming Function PMODE Values

To guarantee proper execution, the pins of PMODE and SID must be in their desired state before the RESET pin is allowed to rise and reset the part. Once the part is reset, it is in the selected mode and should not be switched to another mode without a new reset sequence.

When EA selects the Programming mode, the chip reset sequence loads the CCR from the Programming Chip Configuration Byte (PCCB). This is a separate EPROM location that is not mapped under normal operation. PCCB is only important when programming in the Auto Programming mode. In this mode, the 879XBH that is being programmed gets the data to be programmed from external memory over the system bus. Therefore, PCCR must correctly correspond to the memory system in the programming setup, which is not necessarily the memory organization of the application.

The following sections describe 879XBH programming in each programming mode.






Figure 16. Programming Mode Pin Functions

Name	function for all military and the supplementary and supplementary				
PMODE Clark of PMODI and state before the	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.				
ted mode and OlSul e without a new rese	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement. For example, if gang programming in the slave programming mode, the slave with SID = 0001 will use Port 3.1 to signal correct or incorrect program verification.				
PALE	Programming ALE input. Accepted by an 879XBH that is in the slave programming mode. Used to indicate that Ports 3 and 4 contain a command/address.				
PROG	Programming Pulse. Accepted by an 879XBH that is in the slave programming mode. Used to indicate that Ports 3 and 4 contain the data to be programmed. A falling edge on PROG signifies data valid and starts the programming cycle. A rising edge on PROG will halt programming in the slaves.				
must correctave in the programmin	Program Verified. A signal output after a programming operation by parts in the slave programming mode.				
PDO MENOGRAM	Programming Duration Overflowed. A signal output by parts in the slave programming mode. Used to signify that the PROG pulse applied for a programming operation was longer than allowed.				
SALE	Slave ALE. Output signal from an 879XBH in the auto programming mode. A falling edge on SALE indicates that Ports 3 and 4 contain valid address/command information for slave 879XBHs that may be attached to the master.				
SPROG	Slave Programming Pulse. Output from an 879XBH in the auto programming mode. A falling edge on SPROG indicates that Ports 3 and 4 contain valid data for programming into slave 879XBHs that may be attached to the master.				
PORTS 3 and 4	Address/Command/Data Bus. Used to pass commands, addresses and data to and from slave mode 879XBHs. Used by chips in the auto programming mode to pass command, addresses and data to slaves. Also used in the auto programming mode as a regular system bus to access external memory.				

Figure 17. Programming Mode Pin Definitions



#### **AUTO PROGRAMMING MODE**

The Auto Programming Mode provides the ability to program the internal 879XBH EPROM without having to use a special EPROM programmer. In this mode, the 879XBH simply programs itself with the data found at external locations 4000H through 5FFFH. All that is required is that some sort of external memory reside at these locations, that  $\overline{\rm EA}$  selects the programming mode and that Vpp is applied. Figure 19 shows a minimum configuration for using an 8K  $\times$  8 EPROM to program one 879XBH in the auto programming mode.

The 879XBH first reads a word from external memory, then the Intel intelligent Programming™ Algorithm (described later) is used to program the appropriate EPROM location. Since the erased state of a byte is 0FFH, the Auto Programming Mode will skip locations where the data to be programmed is 0FFH. When all 8k has been programmed, the part outputs a 1 on Port 3.0 if it programmed correctly and a 0 if it failed.

# Gang Programming with the Auto Programming Mode

An 879XBH in the Auto Programming Mode can also be used as a programmer for up to 15 other 879XBHs that are configured in the Slave Programming Mode. To accomplish this, the 879XBH acting

as the master outputs the slave command/data pairs on Ports 3 and 4 necessary to program slave parts with the same data it is programming itself with. Slave ALE (SALE) and Slave PROG (SPROG) signals are provided by the master to the slaves to demultiplex the commands from the data. Figure 20 is a block diagram of a gang programming system using one 879XBH in the Auto Programming Mode. The Slave Programming Mode is described in the next section.

The master 879XBH first reads a word from the external memory controlled by ALE,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ . It then drives Ports 3 and 4 with a Data Program command using the appropriate address and alerts the slaves with a falling edge on SALE. Next, the data to be programmed is driven onto Ports 3 and 4 and slave programming begins with a falling edge on SPROG. At the same time, the master begins to program its own EPROM location with the data read in. Intel's intelligent Programming Malgorithm is used, with Data Verify commands being given to the slaves after each programming pulse.

When programming is complete, Ports 3 and 4 are driven with all 1s if all parts programmed correctly. Individual bits of Port 3 and 4 will be driven to 0 if the slave with that bit number as an SID did not program correctly. The 879XBH used as the master assigns itself an SID of 0.




Figure 19. The Auto Programming Mode




Figure 20. Gang Programming with the Auto Programming Mode



# SLAVE PROGRAMMING MODE

Any number of 879XBHs can be programmed by a master programmer through the Slave Programming Mode.

The programming device uses Ports 3 and 4 of the parts being programmed as a command/data path. The slaves accept signals on PALE (Program ALE) and PROG (Program Enable) to demultiplex the commands and data. The slaves also use PVER, PDO and Ports 3 and 4 to pass error information to the programmer. Support for gang programming of up to 16 879XBHs is provided. If each part is given a unique SID (Slave ID Number) an 879XBH in the auto programming mode can be used as a master to program itself and up to 15 other slave 879XBHs. There is, however, no 879XBH dependent limit to the number of parts that can be gang programmed in the slave mode.

# Slave Programming Commands Illy dosa assist

The commands sent to the slaves are 16-bits wide and contain two fields. Bits 14 and 15 specify the action that the slaves are to perform. Bits 0 through 13 specify the address upon which the action is to take place. Commands are sent via Ports 3 and 4 and are available to cause the slaves to program a word, verify a word, or dump a word (Table 6). The address part of the command sent to the slaves ranges from 2000H to 3FFFH and refers to the internal EPROM memory space. The following sections describe each slave programming mode command.

soning		VERIFE	June	Charles Sales
760				
69001000	net controller (who is )			probation

P4.7	P4.6	Action
000	000	Word Dump
0	००१। ह	Data Verify
allep in	0	Data Program
10 1190	1	Reserved

Table 6. Slave Programming Mode Commands

DATA PROGRAM COMMAND — After a Data Program Command has been sent to the slaves, PROG must be pulled low to cause the data on Ports 3 and 4 to be programmed into the location specified during the command. The falling edge of PROG is not only used to indicate data valid, but also triggers the hardware programming of the word specified. The slaves will continue to program the location until PROG rises.

After the rising edge of PROG, the slaves automatically perform a verification of the address just programmed. The result of this verification is then output on PVER (Program Verify) and PDO (Program Duration Overflowed). Therefore, verification information is available following the Data Program Command for programming systems that cannot use the Data Verify command.

If PVER and PDO of all slaves are 1s after PROG rises then the data program was successful everywhere. If PVER is a 0 in any slave, then the data programmed did not verify correctly in that part. If PDO is a 0 in any slave, then the programming pulse in those parts was terminated by an internal safety feature rather than the rising edge of PROG. The safety feature prevents over-programming in the slave mode. Figure 21 shows the relationship of PALE, PROG, PVER and PDO to the Command/Data Path on Ports 3 and 4 for the Data Program Command.




Figure 21. Data Program Signals in Slave Programming Mode



DATA VERIFY COMMAND — When the Data Verify Command is sent, the slaves respond by driving one bit of Port 3 or 4 to indicate correct or incorrect verification of the previous Data Program. A 1 indicates correct verification, while a 0 indicates incorrect verification. The SID (Slave ID Number) of each slave determines which bit of the command/data path is driven. PROG from the programmer governs when the slaves drive the bus. Figure 22 shows the relationship of Ports 3 and 4 to PALE and PROG.

This command is usually preceded by a Data Program Command in a programming system with as many as 16 slaves.

WORD DUMP COMMAND — When the Word Dump Command is issued, the 879XBH being programmed adds 2000H to the address field of the command and places the value found at the new address on Ports 3 and 4. For example, sending the command #0100H to a slave will result in the slave placing the word found at location 2100H on Ports 3 and 4. PROG from the programmer governs when the slave drives the bus. The signals are the same as shown in Figure 22. This command will work only when just one slave is attached to the bus.

# Gang Programming with the Slave Programming Mode

Gang programming of 879XBHs can be done using the slave programming mode. There is no 879XBH based limit on the number of chips that may be hooked to the same Port 3/Port 4 data path for gang programming.

If more than 16 chips are being gang programmed, the PVER and PDO outputs of each chip could be used for verification. The master programmer could issue a data program command then either watch every chip's error signals, or AND all the signals together to get a system PVER and PDO.

If 16 or fewer 879XBHs are to be gang programmed at once, a more flexible form of verification is available. By giving each chip being programmed a unique SID, the master programmer could then issue a data verify command after the data program command. When a verify command is seen by the slaves, each will drive one pin of Port 3 or 4 with a 1 if the programming verified correctly or a 0 if programming failed. The SID is used by each slave to determine which Port 3, 4 bit it is assigned. An 879XBH in the auto programming mode could be the master programmer if 15 or fewer slaves need to be programmed (See Gang Programming with the Auto Programming Mode).




Figure 22. Data Verify Command Signals



# AUTO CONFIGURATION BYTE PROGRAMMING MODE

The CCB (location 2018H) can be treated just like any other EPROM location, and programmed using any programming mode. But to provide for simple programming of the CCB when no other locations need to be programmed, the Auto Configuration Byte Programming Mode is provided. Programming in this mode also programs PCCB. Figure 23 shows a block diagram for using the Auto Configuration Byte Programming Mode.

With PMODE = 0DH and OFFH on Port 4, CCB and PCCB will be programmed to the value on Port 3 when a logic 0 is placed on PALE. After programming is complete, PVER will be driven to a 1 if the bytes programmed correctly, and a 0 if the programming failed.

This method of programming is the only way to program PCCB. PCCB is a non-memory mapped EPROM location that gets loaded into CCR during the reset sequence when the voltage on EA puts the 879XBH in Programming mode. If PCCB is not programmed using the Auto Configuration Byte Programming Mode, every time the 879XBH is put into Programming mode the CCR will be loaded with 0FFH (the value of the erased PCCB location).

However, if programming of the CCB and PCCB is done using this programming mode, the PCCB will take on the value programmed into CCB. This means that until the part is erased, programming activities that use the system bus will employ the bus width and controls selected by the user's CCB.




Figure 23. The Auto CCR Programming Mode



### RUN-TIME PROGRAMMING port to bodies and

Run-Time Programming of the 879XBH is provided to allow the user complete flexibility in the ways in which the internal EPROM is programmed. That flexibility includes the ability to program just one byte or one word instead of the whole EPROM, and extends to the hardware necessary to program. The only additional requirement of a system is that a programming voltage is applied to VPP. Run-Time Programming is done with EA at TTL-high (normal operation — internal/external access).

To Run-Time program, the user writes a byte or word to the location to be programmed. Once this is done, the 879XBH will continue to program that location until another data read from or data write to the EPROM occurs. The user can therefore control the duration of the programming pulse to within a few microseconds. An intelligent programming algorithm could be implemented in software, or a one-shot pulse method could be used. If an intelligent algorithm is used, it is recommended that the intelligent Programming™ Algorithm be implemented. If one-shot programming is desired, a 50 msec pulse is required for guaranteed programming of a location.

After the programming of a location has started, care must be taken to insure that no program fetches (or pre-fetches) occur from internal memory. This is of no concern if the program is executing from external memory. However, if the program is executing from internal memory when the write occurs, it will be necessary to use the built in "jump to self" located at 201AH.

"Jump to Self" is a two byte instruction in the Intel test ROM which can be CALLed after the user has started programming a location by writing to it. A software timer interrupt could then be used to escape from the "jump to self" when the proper programming pulse duration has elapsed. Figure 24 is an example of how to program an EPROM location while execution is entirely internal.

Upon entering the PROGRAM routine, the address and data are retrieved from the STACK and a Software Timer is set to expire one programming pulse later. The data is then written to the EPROM location and a CALL to location 201AH is made. Location 201AH is in Intel reserved test ROM, and contains the two byte opcode for a "jump to self." The minimum interrupt service routine would remove the 201AH return address from the STACK and return.

```
PROGRAM:
     POP temp
                                          ;take parameters from the STACK
     POP
        address_temp
     POP data_temp
     PUSH temp
    PUSHF SM-0800TS
                                          ;save current status
                                          ;enable only swt interrupts
    LDB int_mask , #enable_swt_only
     LDB HSO_COMMAND . # SWTO_ovf
                                          ;load swt command to interrupt
    ADD
         HSO_TIME, TIMER1, #program_pulse
                                          ;when program pulse time
                                          ;has elapsed
     ST
         data_temp, [address_temp]
     CALL 201AH
     POPF
    RET
SWT_ISR:
swt0_expired:
    POP 0
    RET
```

Figure 24. Programming the EPROM from Internal Memory Execution



# The int<sub>e</sub>lligent Programming™ Algorithm

The 879XBH intelligent Programming™ Algorithm rapidly programs the EPROMS of Intel 879XBHs using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of 30 seconds. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed.

The intelligent Programming™ Algorithm utilizes two different pulse types: initial and overprogram. Repeated initial (250 state time) pulses are applied until the location being programmed verifies correct, where the number of pulses necessary is X. Then, one overprogram pulse is applied with a duration that is 3X as long as one initial pulse. Up to 25 initial pulses per location are provided before the overprogram pulse is applied. If more than 25 pulses are required, programming has failed.

The entire sequence of program pulses and verification is performed at  $V_{CC}=6.0V$  and  $V_{PP}=\overline{EA}=12.5V$ .

When the int<sub>e</sub>lligent Programming<sup>TM</sup> cycle has been completed, all locations should be compared to the original data with  $V_{CC} = V_{PP} = \overline{EA} = 5.0V$ .

# **Erasing the 879XBH EPROM**

Initially, and after each erasure, all bits of the 879XBH are in the "1" state. Data is introduced by

selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The erasure characteristics of the 879XBH are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Constant exposure to room level fluorescent lighting could erase the typical 879XBH in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 879XBH is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the EPROM's window to prevent unintentional erasure.

The recommended erasure procedure for the 879XBH is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu\text{W/cm}^2$  power rating. The 879XBH should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an 879XBH can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000  $\mu\text{W/cm}^2$ ). Exposure of the 879XBH to high intensity UV light for long periods may cause permanent damage.

# EPROM SPECIFICATIONS

# A.C. EPROM PROGRAMMING CHARACTERISTICS

Test Conditions: Load Capacitance = 150 pF,  $T_a$  = 0°C to 70°C,  $V_{CC}$  =  $V_{PD}$  =  $V_{REF}$  = 6.0V  $\pm$  .5V,  $V_{PP}$  = 12.5V  $\pm$  .5V,  $\overline{EA}$  = 11V  $\pm$  2.0V,  $f_{OSC}$  = 6.0 to 12.0 MHz

Symbol	xe nogu tucco of all Parameter 18/10 ets ascived	Min	Max	Units
TAVLL	ADDRESS/COMMAND Valid to PALE Low	0	r of 30 second	Tosc
T <sub>LLAX</sub>	ADDRESS/COMMAND Hold After PALE Low	80	e ls continus	Tosc
T <sub>DVPL</sub>	Output Data Setup Before PROG Low	0	Rendrie Linea	Tosc
T <sub>PLDX</sub>	Data Hold After PROG Falling	80	mit Progression	Tosc
TELEH HEX	PALE Pulse Width	a 180 (an	d (250 state ti	Tosc
T <sub>PLPH</sub>	PROG Pulse Width	250 T <sub>osc</sub>	100 ms	e locatio
T <sub>LHPL</sub>	PALE High to PROG Low	250	gram palse is	Tosc
T <sub>PHLL</sub>	PROG High to Next PALE Low	600	gas one misse	Tosc
T <sub>PHDX</sub>	Data Hold After PROG High	898 100 nsi	fled. If more t	Tosc
T <sub>PHVV</sub>	PROG High to PVER/PDO Valid	500	ig has falled.	Tosc
TLLVH	PALE Low to PVER/PDO High	100	d ja ecuenbe	Tosc
T <sub>PLDV</sub>	PROG Low to VERIFICATION/DUMP Data Valid	100	DO A TRE MONTH	Tosc
T <sub>SHLL</sub>	RESET High to First PALE Low (not shown)	2000		Tosc

#### NOTE

Run-time programming is done with V<sub>CC</sub> = V<sub>PD</sub> = V<sub>REF</sub> = 5V and V<sub>PP</sub> = 12.5V. One 50 msec programming pulse in runtime mode is guaranteed to program a location.


# D.C. EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter vid becuboren	ai aMin ais	Max	Units
Ірр	V <sub>PP</sub> Supply Current (Whenever Programming)		50	mA

#### NOTE:

 $V_{CC}$  must be at least 4.5V before  $V_{PP}$  rises above 5V.  $V_{PP}$  must not have a low impedance path to  $V_{SS}$  while  $V_{CC} > 4.5V$ . The A/D Converter accuracy is not guaranteed when  $V_{RFF}$  is above 5.5V.

# WAVEFORM-EPROM PROGRAMMING



MECHANICAL CONSIDERATIONS

VLSICETM-96P comes complete with target adaptors which plug directly into standard 45 pin DIP and 63 pin PGA services

The user plug is at the end of a two foot flexible cable. Adequate spacing must be provided on the sarget system to allow the emulation processor board and user plug to be inserted into the target

Figure 25 shows the physical dimensions and onentation of pin 1 for both the 68 pin PGA and 48 pin DIP versions of the user plug. It supports all three package types (48 pin dip, 68 pin PLOC via two 50 pin notion bables and adaptive boards).

VLSICETM-96P IM-CIRCUIT FMULATOR

The more powerful VL3/DE-96 is an in-ditor with Intel's bond-out featuring:

Precise realtime emulation

\* 64K of macoable ICE memory



## **DEVELOPMENT SUPPORT**

The 8X9XBH is fully supported with Intel development systems and tools which will include a EPROM programmer by early 1986.

These 8X9X development tools run on Intel's Intellec® Series III, or IV, and on machines running PC DOS version 3.0 or higher such as the IBM PC/XT and PC/AT.

Program generation may be done at assembly level with ASM-96 or in high level with PL/M-96.

Emulation may be done on the Single Board Emulation iSBE-96 or the more powerful VLSiCE™-96P In-Circuit Emulator.

#### **SBE-96**

The iSBE-96 provides software emulation and debug. It features:

8 software breakpoints 12 MHz emulation speed Configurable serial I/O Single Line Assembly/Disassembly

It supports all three package types (48 pin dip, 68 pin PGA, 68 pin PLCC via two 50 pin ribbon cables and adaptor boards).

# VLSiCE™-96P IN-CIRCUIT EMULATOR

The more powerful VLSiCE-96 is an in-circuit emulator with Intel's bond-out featuring:

- · Precise realtime emulation
- 64K of mappable ICE memory

- 4K trace buffer
- Dynamic Trace display without stopping emulation.
- · Break/Trace on Internal RAM accesses.
- · Shadow Register Support R/W of many SFR's.
- · Single Line Assembler/Disassembler.

# **ELECTRICAL CONSIDERATIONS**

User pin timings and loadings are identical to the 8X9XBH component except as noted in Table 7. In addition, the RESET and CLKOUT pins have an additional loading of 1  $\mu$ A and 10 pF. The NMI pin and READY pin are not supported.

**Table 7. Electrical Differences** 

J. GITVA	Min	Max	Units
Clock Frequency	6	10	MHz
V <sub>cc</sub>	4.75	5.25	٧
l <sub>cc</sub> <sup>1</sup>		400	mA

<sup>&</sup>lt;sup>1</sup>All outputs disconnected

### MECHANICAL CONSIDERATIONS

VLSICE™-96P comes complete with target adaptors which plug directly into standard 48 pin DIP and 68 pin PGA sockets.

The user plug is at the end of a two foot flexible cable. Adequate spacing must be provided on the target system to allow the emulation processor board and user plug to be inserted into the target system.

Figure 25 shows the physical dimensions and orientation of pin 1 for both the 68 pin PGA and 48 pin DIP versions of the user plug.







Figure 25. VLSiCETM-96P User Plug Dimensions

All combinations of the above hosting may be linked together with Intel's NDS II and OpenNet.

More detailed information can be obtained by ordering the following:



# 809X-90, 839X-90

Express

■ Extended Temperature Range (-40°C to +85°C)

Burn-In

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS®-96 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.


The EXPRESS program includes the commercial standard temperature range with burn-in, and an extended temperature range with or without burn-in.

With the commercial standard temperature range operational characteristics are guaranteed over the temperature range of 0°C to 70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic, for a minimum time of 160 hours at 125°C with  $V_{CC} = 5.5V \pm 0.5V$ , following quidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 1.

This data sheet specifies the parameters for the extended temperature range option. The commercial temperature range data sheets are applicable otherwise.



MCS-96 Block Diagram

270104-1



# ABSOLUTE MAXIMUM RATINGS\*

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

#### OPERATING CONDITIONS

Symbol	Parameter 40 08 41	nig humin no es	Max	Units
TA	Ambient Temperature Under Bias	-40	+85	°C
Vcc	Digital Supply Voltage	4.5	5.5	V
V <sub>REF</sub>	Analog Supply Voltage	4.5	5.5	Assessed
fosc	Oscillator Frequency	6.0	12	MHz
V <sub>PD</sub>	Power-Down Supply Voltage	4.5	5.5	CLEAN V MEAN

#### NOTE:

 $V_{BB}$  should be connected to ANGND through a 0.01  $\mu F$  capacitor. ANGND and  $V_{SS}$  should be nominally at the same potential.

#### D.C. CHARACTERISTICS $T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$

Symbol	Parameter Parameter	Min	Max	Units	<b>Test Conditions</b>
VIL	Input Low Voltage (Except RESET)	-0.3	+0.8	٧	
V <sub>IL1</sub>	Input Low Voltage, RESET	-0.3	+0.7	V	
VIH	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	V <sub>CC</sub> + 0.5	V	JAGSH DINING
V <sub>IH1</sub>	Input High Voltage, NMI, XTAL1, RESET	2.4	V <sub>CC</sub> + 0.5	V	symbol
VOL	Output Low Voltage		0.5	NI V	(Note 1)
Vон	Output High Voltage	2.4		V	(Note 2)
Icc	V <sub>CC</sub> Supply Current		200	mA	All Outputs Disconnected
IPD	V <sub>PD</sub> Supply Current		#dglH 3 dglH T	mA	Normal Operation and Power-Down
IREF	V <sub>REF</sub> Supply Current		10	mA	LHL ALE Puise
I <sub>LB</sub> n	Input Leakage Current to All Pins of HSI, P0, P3, P4, and to P2.1		±10 o	μА	$V_{in} = 0$ to $V_{CC}$
I <sub>IH</sub>	Input High Current to EA		100	μΑ	V <sub>IH</sub> = 2.4V
lir <sup>6U</sup>	Input Low Current to All Pins of P1, and to P2.6, P2.7		-100	μΑ	V <sub>IL</sub> = 0.45V
I <sub>IL1</sub>	Input Low Current to RESET		- 2 dd 0	mA	$V_{IL} = 0.45V$
I <sub>IL2</sub>	Input Low Current P2.2, P2.3, P2.4, READY		-50	μΑ	$V_{IL} = 0.45V$
Cs	Pin Capacitance (Any Pin to V <sub>SS</sub> )		10	pF	f <sub>TEST</sub> = 1 MHz

#### NOTES:

<sup>1.</sup>  $I_{OL}=0.4$  mA for all pins of P1, for P2.6 and P2.7, and for all pins of P3 and P4 when used as ports.  $I_{OL}=2.0$  mA for TXD, RSD (in serial port mode 0), PWM, CLKOUT, ALE, BHE, RD, WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15).

<sup>2.</sup>  $I_{OH}=-20~\mu A$  for all pins of P1, for P2.6 and P2.7.  $I_{OH}=-200~\mu A$  for TXD, RXD (in serial port mode 0), PWM, CLKOUT, ALE, BHE, WR, and all pins of HSO and P3 and P4 when used as external memory bus (AD0-AD15). P3 and P4, when used as ports, have open-drain outputs.



#### A/D CONVERTER SPECIFICATIONS

A/D Converter operation is verified only on the 8097, 8397, 8095, 8395.

The absolute conversion accuracy is dependent on the accuracy of V<sub>REF</sub>. The specifications given below assume adherence to the Operating Conditions section of these data sheets. Testing is done at VOTICE: Specifications contain.VOST.3.

Resolution	± 0.001 V <sub>REF</sub>
Accuracy	
Differential nonlinearity	± 0.002 V <sub>REF</sub> max
Integral nonlinearity	$\dots \pm 0.004  V_{REF}  max$

A.C. CHARACTERISTICS V<sub>CC</sub>, V<sub>PD</sub> = 4.5V to 5.5V, T<sub>A</sub> = -40°C to +85°C; f<sub>OSC</sub> = 6.0 MHz to 12.0 MHz Test Conditions: Load capacitance on output pins = 80 pF Oscillator Frequency = 12.00 MHz

TIMING REQUIREMENTS Other system components must meet these specs

Symbol	Parameter	Min	Max	Units
TCLYX	READY Hold after CLKOUT Falling Edge	0 (Note 1)	Course	ns
TLLYV	End of ALE to READY Setup	-Tosc	2Tosc - 60	ns
TLLYH	End of ALE to READY High	2Tosc + 60	4Tosc - 60 (Note 2)	ns
TYLYH	Non-Ready Time	Tal Tab is rigodina Gal	1000	ns
TAVDV	Address Valid to Input Data Valid		5Tosc - 90	ns
TRLDV	RD Active to Input Data Valid		3Tosc - 60	ns
TRXDX	Data Hold after RD Inactive (Note 3)	+ OF UPO = AI &	MAMACIEMSIN	ns
TRXDZ	RD Inactive to Input Data Float (Note 3)	arameter	Tosc - 20	ns

TIMING RESPONSES MCS-96 parts meet these specs

Symbol	Parameter	2.6		Min	Max	Units
FXTAL	Oscillator Frequency			6.00	12.00	MHz
Tosc	Oscillator Period	20		83	166	ns
TCHCH	CLKOUT Period (Note 3)			3Tosc (Note 4)	3Tosc (Note 4)	ns
TCHCL	CLKOUT High Time			Tosc - 20	Tosc + 20	ns
TCLLH	CLKOUT Low to ALE High			-10	Ven S08pty Current	ns
TLLCH	ALE Low to CLKOUT High			Tosc - 20	Tosc + 40	ns
TLHLL	ALE Pulse Width			Tosc - 25	Tosc + 20	ns
TAVLL	Address Setup to End of ALE		,89	Tosc - 50	Input Leakage Cum	ns
TLLRL	End of ALE to RD or WR Active			Tosc - 20	P4, and to P2.1	ns
TLLAX	Address Hold after End of ALE			Tosc - 20	Inputhign Current to	ns
TWLWH	WR Pulse Width		,0.	2Tosc - 35	Input Low Current to	ns
TQVWX	Output Data Setup to End of WR			2Tosc - 60	Locuit Low Current to	ns
TWXQX	Output Data Hold after End of WR			Tosc - 25	Stoom Current P	ns
TWXLH	End of WR to Next ALE			2Tosc - 30	Pin Capacitance (As	ns
TRLRH	RD Pulse Width			3Tosc - 30		ns
TRHLH	End of RD to Next ALE	Militaria		Tosc - 30		ns

### TXD, RSD tin serial port mode 0), PWIM, CLICOUT, ALE, BRE, RD, WR, and all pins of HSO and P3 and P4 when :e3TON

<sup>1.</sup> If the 48-pin part is being used then this timing can be generated by assuming that the CLKOUT falling edge has occurred at 21050 + 60 (TLLCH(max) + TCHCL(max)) after the falling edge of ALE. 3.54 of 1416 and its not Aur 0.5 = 401.5


2. If more than one wait state is desired, add 3Tosc for each additional wait state. 10 and 16 bns ,7W 3H8 3LA TUONLO

<sup>3.</sup> This specification is not tested, but is verified by design analysis and/or derived from other tested parameters.

<sup>4.</sup> CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3Tosc ± 10 ns if Tosc is constant and the rise and fall times on XTAL 1 are less than 10 ns.



#### **WAVEFORM**




**Bus Signal Timings** 

Table 1. MCS®-96 Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
Α	Ceramic PGA-68L	Commercial	No
N	PLCC-68L	Commercial	No
С	Ceramic DIP-48L	Commercial	No
TA	Ceramic PGA-68L	Extended	No
TN	PLCC-68L	Extended	No
TC	Ceramic DIP-48L	Extended	No
QA	Ceramic PGA-68L	Commercial	Yes
QN	PLCC-68L	Commercial	Yes
QC	Ceramic DIP-48L	Commercial	Yes
LA	Ceramic PGA-68L	Extended	Yes
LN	PLCC-68L	Extended	Yes
LC /	Ceramic DIP-48L	Extended	Yes

#### **EXAMPLES:**

A8097-90 indicates an 8097-90 in a ceramic pin grid array package specified for commercial temperature without burn-in. LC8095-90 indicates an 8095-90 in a ceramic DIP package specified for extended temperature range with burn-in.




# MCS®-96 Application Note

ources listed in the bibliography.

-go shivib bas vigitium palbuloniFebruary 1985

se each of its key features in section 3. The con-



ORDER NUMBER: 270061-001



#### 1.0 INTRODUCTION

High speed digital signals are frequently encountered in modern control applications. In addition, there is often a requirement for high speed 16-bit and 32-bit precision in calculations. The MCS-96 product line, generically referred to as the 8096, is designed to be used in applications which require high speed calculations and fast I/O operations.

The 8096 is a 16-bit microcontroller with dedicated I/O subsystems and a complete set of 16-bit arithmetic instructions including multiply and divide operations. This Ap-note will briefly describe the 8096 in section 2, and then give short examples of how to use each of its key features in section 3. The concluding sections feature a few examples which make use of several chip features simultaneously and some hardware connection suggestions. Further information on the 8096 and its use is available from the sources listed in the bibliography.

#### **2.0 8096 OVERVIEW**

#### 2.1. GENERAL DESCRIPTION

Unlike microprocessors, microcontrollers are generally optimized for specific applications. Intel's 8048 was optimized for general control tasks while the 8051 was optimized for 8-bit math and single bit boolean operations. The 8096 has been designed for high speed/high performance control applications. Because it has been designed for these applications the 8096 architecture is different from that of the 8048 or 8051.

There are two major sections of the 8096: the CPU section and the I/O section. Each of these sections can be subdivided into functional blocks as shown in Figure 2-1.




Figure 2-1. 8096 Block Diagram



2.1.1. CPU section ed tuods not smolni erold of

The CPU of the 8096 uses a 16-bit ALU which operates on a 256-byte register file instead of an accumulator. Any of the locations in the register file can be used for sources or destinations for most of the instructions. This is called a register to register architecture. Many of the instructions can also use bytes or words from anywhere in the 64K byte address space as operands. A memory map is shown in Figure 2-2.

In the lower 24 bytes of the register file are the register-mapped I/O control locations, also called Special Function Registers or SFRs. These registers are used to control the on-chip I/O features. The remaining 232 bytes are general purpose RAM, the upper 16 of which can be kept alive using a low current power-down mode.




Figure 2-2. Memory Map



Figure 2-3 shows the layout of the register mapped I/O. Some of these registers serve two functions, one if they are read from and another if they are written

to. More information about the use of these registers is included in the description of the features which they control.




Figure 2-3: SFR Layout



#### 2.1.2. I/O Features

Many of the I/O features on the 8096 are designed to operate with little CPU intervention. A list of the major I/O functions is shown in Figure 2-4. The Watchdog Timer is an internal timer which can be used to reset the system if the software fails to operate properly. The Pulse-Width-Modulation (PWM) output can be used as a rough D to A, a motor driver, or for many other purposes. The A to D converter (ADC) has 8 multiplexed inputs and 10-bit resolution. The serial port has several modes and its own baud rate generator. The High Speed I/O section includes a 16-bit timer, a 16-bit counter, a 4-input programmable edge detector, 4 software timers, and a 6-output programmable event generator. All of these features will be described in section 2.3.

#### 2.2. THE PROCESSOR SECTION

#### 2.2.1. Operations and addressing modes

The 8096 has 100 instructions, some of which operate on bits, some on bytes, some on words and some on longs (double words). All of the standard logical and arithmetic functions are available for both byte and word operations. Bit operations and long operations are provided for some instructions. There are also flag manipulation instructions as well as jump and call instructions. A full set of conditional jumps has been included to speed up testing for various conditions.

Bit operations are provided by the Jump Bit and Jump Not Bit instructions, as well as by immediate masking of bytes. These bit operations can be performed on any of the bytes in the register file or on any of the special function registers. The fast bit manipulation of the SFRs can provide rapid I/O operations.

A symmetric set of byte and word operations make up the majority of the 8096 instruction set. The assembly language for the 8096 (ASM-96) uses a "B" suffix on a mnemonic to indicate a byte operation, without this suffix a word operation is indicated. Many of these operations can have one two or three operands. An example of a one operand instruction would be:

NOT Value1; Value1: = 1's complement (Value1)

A two operand instruction would have the form:

ADD Value2, Value1; Value2: = Value2 + Value1

A three operand instruction might look like:

MUL Value3, Value2, Value1;

Value3 : = Value2 \* Value1

The three operand instructions combined with the register to register architecture almost eliminate the necessity of using temporary registers. This results in a faster processing time than machines that have equivalent instruction execution times, but use a standard architecture.

Long (32-bit) operations include shifts, normalize, and multiply and divide. The word divide is a 32-bit by 16-bit operation with a 16-bit quotient and 16-bit remainder. The word multiply is a word by word multiply with a long result. Both of these operations can be done in either the signed or unsigned mode. The direct unsigned modes of these instructions take only 6.5 microseconds. A normalize instruction and sticky bit flag have been included in the instruction set to provide hardware support for the software floating point package (FPAL-96).

	the state of the s	A STATE OF THE PARTY OF THE PAR
	MAJOR I/O FUNCTIONS	(contihoi) SI2
High Speed Input Unit	Provides automatic recording of events	CALL L
High Speed Output Unit	Provides automatic triggering of events and real	I-time interrupts
Pulse Width Modulation	Output to drive motors or analog circuits	J.M.J.
A to D converter	Provides analog input	TES .
Watchdog Timer	Resets 8096 if a malfunction occurs	(conditional)
Serial port	Provides synchronous or asynchronous link	3
Standard I/O Lines	Provide interface to the external world when other are not needed	er special features

Figure 2-4. Major I/O Functions

Figure 2-5. Instruction Summary

	Oper-	ention. A list of the sembty language to		m I	Will.	6781900			
Mnemonic		Operation (Note 1)	Z	N	C	٧	VT	ST	Notes
ADD/ADDB		$D \leftarrow D + A^{\text{this}}$ be made which $C = C + C \rightarrow C$	1	1	1	1	1		goonati
ADD/ADDB	3	$D \leftarrow B + A$	1	1	1	1	1	100	31010
ADDC/ADDCB	2	$D \leftarrow D + A + C$	1	1	1	1	1	4111	
SUB/SUBB	2	D ← D − A seminor C of A e	1	V	1	1	1	5-7	
SUB/SUBB	3	D ← B − A consider ad-81 bn	1	1	1	1	1	123	OC) has
SUBC/SUBCB	2	D ← D − A + C − 18d mm en bins 8	t	1	19:	1	1	100	lairea e
CMP/CMPB	2	D - A sepular reliase C4	1	1	1	1	1	1016	nansp s
MUL/MULU	2	D, D + 2 ← D * A	, 1500 1000	TEAC.	-	TE.	10	?	2
MUL/MULU	3	D, D + 2 ← B * A	100			circ	7733	?	2
MULB/MULUB	2	D, D + 1 ← D * A	-	4	1	1		?	w agui
MULB/MULUB	3	D, D + 1 ← B * A	_		_	_		?	3
DIV/DIVU	2	$D \leftarrow (D, D + 2)/A$ D + 2 remainder		2 6	UK.	1	1	22	2
DIVB/DIVUB	ul official 2 is a	$D \leftarrow (D, D + 1)/A$ $D + 1  \text{remainder}$	,ar	oits	17718		1	ear	300B
AND/ANDB	2	D ← D and A	1	V	0	0	-	-	ne on k
AND/ANDB	3	D ← B and A died not sideline a	8/8	10/3	0	0	ocn/	iling	bna land
OR/ORB	2	D ← D or A	0 1	1	0	0	QQ.	0101	w bna e
XOR/XORB	2	D ← D (excl. or) A	1	1	0	0	010	918	ETHOMBE
LD/LDB	2	D ← A	-	-	-	-	7117	-	no trees t
ST/STB	2 2	A ← Da sid-Bt supplies for pridest	-	-	-	-	_	-	cand :
LDBSE	a vigit2 mb	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$	_			_	_		3,4
LDBZE	10 12 1	$D \leftarrow A; D + 1 \leftarrow 0$	_		_	_	_		3,4
PUSH	o benege or	$SP \leftarrow SP - 2$ ; (SP) A	001	型	eb	VOI		0.057	Otto Inqu
POP	1 2	$A \leftarrow (SP)$ ; $SP \leftarrow SP + 2$	19	-		0.20			T notes
PUSHF and and and and	hooul0ni ni	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PSW$ ; $PSW \leftarrow 0000H$ $I \leftarrow 0$	0	0	0	0	0	0	edi to
POPF	0 49	$PSW \leftarrow (SP); SP \leftarrow SP + 2;                                  $	V	V	10	V	1	1/8	AHS M
SJMP	1	PC ← PC + 11-bit offset	-	-	_		_		5
LJMP	1	PC ← PC + 16-bit offset	_	-	_	_			. 5
BR(indirect)	1	PC ← (A)							
SCALL	I fines	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 11$ -bit offset	-	-		<u>10</u>	TO TO	098	ne doil
LCALL	I anuork	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ ; $PC \leftarrow PC + 16$ -bit offset	-		olla	WB	100	(15)	N 9509
RET	0	$PC \leftarrow (SP); SP \leftarrow SP + 2$				_1	119	400	G OF A
J(conditional)	1	$PC \leftarrow PC + 8$ -bit offset			_			-	brito 5 W
JC	del Lore	Jump if C = 1							5 5
JNC	1	Jump if $C = 0$						2.3%	5

#### Note

- If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.
   D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.
   D, D + 1 are consecutive BYTES in memory; D is WORD aligned.
- 4. Changes a byte to a word.5. Offset is a 2's complement number.

oda a 16-bit 2's compl	Oper-									
Mnemonic	ands	Operation (Note 1)	Z	N	C	V	VT	ST	Notes	
JE and described the second	1000	Jump if $Z = 1$	55.5	700	E310	7 V	EDD.	Table 1	- 5	
JNE	er land	Jump if $Z = 0$	-	We !	THE T	THE STATE OF	100	600	5	
JGEs and availed bas	4000D is	Jump if $N = 0$	_	_	-	Jax	e birt	1	18 15	
JETaliava dala si ebor	a bejebal	Jump if N = 1	_	-	_	-	-	_	5	
JGT Beau shom ain!	and gode.	Jump if $N = 0$ and $Z = 0$	110	UU	Xe	13 GH	UU I	501	5	
JLE Belleri Jeallo ett s	as regiment	Jump if $N = 1$ or $Z = 1$	ent in	20	TO THE	500	100	1750	5	
JH	1	Jump if $C = 1$ and $Z = 0$	-	-	-	Berl	3575	200	onie5	
JNH SQ1	augnal y	Jump if $C = 0$ or $Z = 1$	工	1000	101	bs	9/1	100	an 15 to	
JVom 8608 and to sebo	en grisses	Jump if $V = 1$	19	201	_83	anb	18	(Lips	110 15 0	
JNV	ime pa m	Jump if V = 0	81	DB	31,5	061	0.11	901	5	
JVT	1	Jump if VT = 1; Clear VT	-	-	80	50	0	-00	5	
JNVT	dia vIs bea	Jump if VT = 0; Clear VT	_	-	_		0		5	
JSTa aus anotonut rien	bnsl coin	Jump if STO= 1 Bullisy and sau sales	121	ale	203	die	120		art 50 r	
JNST STE SIED TO SEL	serbps s	Jump if ST = 0	888	66	. 19	1.2	0_19		an bigw	
JBS DE SALLES	en 03 sqe	Jump if Specified Bit = 1	300	1111	187	19%	(12-10	JUE	5,6	
JBC	3	Jump if Specified Bit = 0	7 10	1 01	100	110	oni		5,6	
		$D \leftarrow D - 1$ ; if $D \neq 0$ then	o la	nies	ione ione	8 7/	1 11	tops	viteluativ	
Ason Assembler Use	MCS-96	PC ← PC + 8-bit offset	_	_	_	-	_	_	5	
DEC/DECB	rpoiltid a	The 64K address Gullo-ID → D	14/8	V	V	1	1	40	ess to a	
NEG/NEGB	1	D ← 0 − D bexebil gnol and	opi	11/	4.1	17	1	_8	nea ea	
INC/INCB	1	D ← D + 1	V	V	V	V	1	_		
EXT	1	$D \leftarrow D; D + 2 \leftarrow Sign(D)$	V	V	0	0	_	-	2	
EXTB	1	$D \leftarrow D; D + 1 \leftarrow Sign(D)$	V	V	0	0	-	-	3	
NOT/NOTB	1	D ← Logical Not (D)	v	V	0	0	_	-		
CLR/CLRB	1	D ← 0	1	0	0	0	77	÷	Magn	
SHL/SHLB/SHLL	2	$C \leftarrow msb lsb \leftarrow 0$	V	?	v	1	1	aCi	me7nM	
SHR/SHRB/SHRL	2	$0 \to msb lsb \to C$	V	0	V	0		BQ.	7	
SHRA/SHRAB/SHRAL	2	$msb \rightarrow msb lsb \rightarrow C$		v	V	0	10	2	7111	
SETC	0	C ← I mi pustedo owi .			1	018		eU		
CLRC	0	C ← 0	_	-	0	148	-			
CLRVT	0	VT ← 0 bris ago ano					0	0.00	menw	
RST	0	PC ← 2080H	0	0	0	0	0	0	8	
DI	iamic0onl-c	Disable All Interrupts $(1 \leftarrow 0)$	_	_	4	ibbi	4	200	Mnem	
EI	0	Enable All Interrupts (I ← 1)			184	101	8 1	190	memiy	
NOP	0	PC ← PC + 1			100	10	-	_	11919	
SKIP	0 10	PC ← PC + 2			100	31	0_7	96	HISTORY)	
NORML	2	Normalize	1	1	0	1,076	20	_	7	
TRAP	0	$SP \leftarrow SP - 2$ ; $(SP) \leftarrow PC$ $PC \leftarrow (2010H)$	der	itea	6.8	12 8	1110	eG.	9	

- 1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B and A must conform to the alignment rules for the required operand type. D and B are locations in the register file; A can be located anywhere in memory.

  5. Offset is a 2's complement number.

  6. Specified bit is one of the 2048 bits in the register file.

  7. The "L" (Long) suffix indicates double-word operation.

  8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.

- 9. The assembler will not accept this mnemonic.



One operand of most of the instructions can be used with any one of six addressing modes. These modes increase the flexibility and overall execution speed of the 8096. The addressing modes are: register-direct, immediate, indirect, indirect with auto-increment, and long and short indexed.

The fastest instruction execution is gained by using either register-direct or immediate addressing. Register-direct addressing is similar to normal direct addressing, except that only addresses in the register file or SFRs can be addressed. The indexed mode is used to directly address the remainder of the 64K address space. Immediate addressing operates as it would be expected, using the data following the opcode as the operand.

Both of the indirect addressing modes use the value in a word register as the address of the operand. If the indirect auto-increment mode is used then the word register is incremented by one after a byte access or by two after a word access. This mode is particularly useful for accessing lookup tables.

Access to any of the locations in the 64K address space can be obtained by using the long indexed

addressing mode. In this mode a 16-bit 2's complement value is added to the contents of a word register to form the address of the operand. By using the zero register as the index, ASM96 (the assembler) can accept "direct" addressing to any location. The zero register is located at 0000H and always has a value of zero. A short indexed mode is also available to save some time and code. This mode uses an 8-bit 2's complement number as the offset instead of a 16-bit number.

#### 2.2.2. Assembly language

The multiple addressing modes of the 8096 make it easy to program in assembly language and provide an excellent interface to high level languages. The instructions accepted by the assembler consist of mnemonics followed by either addresses or data. A list of the mnemonics and their functions are shown in Figure 2-5. The addresses or data are given in different formats depending on the addressing mode. These modes and formats are shown in Figure 2-6.

Additional information on 8096 assembly language is available in the MCS-96 Macro Assembler Users Guide, listed in the bibliography.

Mnem	Dest or Src1	; One operand direct			LR/CLRB
Mnem	Dest, Src1	Two operand direct			
Mnem	Dest, Src1, Src2	; Three operand direct			
Mnem	#Src1	; One operand immediate			
Mnem	Dest, #Src1	; Two operand immediate			
Mnem	Dest, Src1, #Src2	; Three operand immediate			
Mnem	[addr]	; One operand indirect			
Mnem	[addr]+	; One operand indirect auto-	incremen	nt	
Mnem	Dest, [addr]	; Two operand indirect			
Mnem	Dest, [addr]+	; Two operand indirect auto-	incremen	it	
Mnem	Dest, Src1, [addr]	; Three operand indirect			
Mnem	Dest, Src1, [addr]+	; Three operand indirect aut	o-increme	ent	
Mnem	Dest, offs [addr]	; Two operand indexed (sho	rt or long	)	
Mnem	Dest, Src1, offs [addr]	; Three operand indexed (sh	nort or lor	ng)	
M/horo:	"Mnem" is the instruction	Nomalize			
vviiere.	"Dest" is the destination "Src1", "Src2" are the se	register ource registers			
	"addr" is a register conta	aining a value to be used in computing to n computing the address of an operand	he addres	ss of an ope	erand

Figure 2-6. Instruction Format




Figure 2-7. Interrupt Sources


2.2.3. Interrupts

The flexibility of the instruction set is carried through into the interrupt system. There are 20 different interrupt sources that can be used on the 8096. The 20 sources vector through 8 locations or interrupt vectors. The vector names and their sources are shown in Figure 2-7, with their locations listed in Figure 2-8. Control of the interrupts is handled through the Interrupt Pending Register (INT\_PENDING), the Interrupt Mask Register (INT\_MASK), and the I bit in the PSW (PSW.9). Figure 2-9 shows a block diagram of the interrupt structure. The INT\_PENDING register contains bits which get set by hardware when an interrupt occurs. If the interrupt mask register bit for that source is a 1 and PSW.9=1, a vector will be taken to the address listed in the interrupt vector table for that source. When the vector is taken the Figure 2-8. Interrupt Vectors and Priorities

Source	Vector	Location	Priority
	(High Byte)	(Low Byte)	
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6
Software Timers	200BH	200AH	5
HSI.0	2009H	2008H	4
High Speed Outputs	2007H	2006H	3
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1
Timer Overflow	2001H	2000H	0 (Lowest)

INT\_PENDING bit is cleared. If more than one bit is set in the INT\_PENDING register with the corresponding bit set in the INT\_MASK register, the Interrupt with the highest priority shown in Figure 2-8 will be executed.

The software can make the hardware interrupts work in almost any fashion desired by having each routine run with its own setup in the INT\_MASK register. This will be clearly seen in the examples in section 4 which change the priority of the vectors in software. The



sellinging bee another to Figure 2-9. Interrupt Structure Block Diagram (Service Service Servi






Figure 2-10. The PSW Register

PSW (shown in Figure 2-10), stores the INT\_MASK register in its lower byte so that the mask register can be pushed and popped along with the machine status when moving in and out of routines. The action of pushing flags clears the PSW which includes PSW.9, the interrupt enable bit. Therefore, after a PUSHF instruction interrupts are disabled. In most cases an interrupt service routine will have the basic structure shown below.

The PUSHF instruction saves the PSW including the old INT\_MASK register. The PSW, including the interrupt enable bit are left cleared. If some interrupts need to be enabled while the service routine runs, the INT\_MASK is loaded with a new value and interrupts are globally enabled before the service routine continues. At the end of the service routine a


POPF instruction is executed to restore the old PSW. The RET instruction is executed and the code returns to the desired location. Although the POPF instruction can enable the interrupts the next instruction will always execute. This prevents unnecessary building of the stack by ensuring that the RET always executes before another interrupt vector is taken.

### 2.3: ON-CHIP I/O SECTION IId-at at II Tramit

All of the on-chip I/O features of the 8096 can be accessed through the special function registers, as shown in Figure 2-3. The advantage of using register-mapped I/O is that these registers can be used as the sources or destinations of CPU operations. There are seven major I/O functions. Each one of these will be considered with a section of code to exemplify its usage. The first section covered will be the High Speed I/O, (HSIO), subsystem. This section includes the High Speed Input (HSI) unit, High Speed Output (HSO) unit, and the Timer/Counter section.

### 2.3.1. Timer/Counters one rotateneg star bued

The 8096 has two time bases, Timer1 and Timer2. Timer1 is a 16-bit free running timer which is incremented every 8 state times. (A state time is 3 oscillator periods, or 0.25 microseconds with a 12 MHz



was bloom stores of beingers of Figure 2-11. HSI Unit Block Diagram

crystal.) Its value can be read at any time and used as a reference for both the HSI section and the HSO section. Timer1 can cause an interrupt when it overflows, and cannot be modified or stopped without resetting the entire chip. Timer2 is really an event counter since it uses an external clock source. Like Timer1, it is 16-bits wide, can be read at any time, can be used with the HSO section, and can generate an interrupt when it overflows. Control of Timer2 is limited to incrementing it and reseting it. Specific values can not be written to it.

Although the 8096 has only two timers, the timer flexibility is equal to a unit with many timers thanks to the HSIO unit. The HSI enables one to measure times of external events on up to four lines using Timer1 as a time base. The HSO unit can schedule and execute internal events and up to six external events based on the values in either Timer1 or Timer2. The 8096 also includes separate, dedicated timers for the baud rate generator and watchdog timer.

### 2.3.2. HSI w remit printer and id-81 s at framit

The HSI unit can be thought of as a message taker which records the line which had an event and the

time at which the event occurred. Four types of events can trigger the HSI unit, as shown in the HSI block diagram in Figure 2-11. The HSI unit can measure pulse widths and record times of events with a 2




Figure 2-12. HSI Mode Register



microsecond resolution. It can look for one of four events on each of four lines simultaneously, based on the information in the HSI Mode register, shown in Figure 2-12. The information is then stored in a seven level fifo for later retrieval. Whenever the fifo contains information, the earliest entry is placed in the holding register. When the holding register is read, the next valid piece of information is loaded into it.

Interrupts can be generated by the HSI unit at the time the holding register is loaded or when the fifo has six of more entries.

#### many. For example, if several events hOSH .C.C.S.

Just as the HSI can be thought of as a message taker, the HSO can be thought of as a message sender. At times determined by the software, the HSO sends




Figure 2-13. HSO Command Register




Figure 2-14. HSO Block Diagram

messages to various devices to have them turn on, turn off, start processing, or reset. Since the programmed times can be referenced to either Timer 1 or Timer 2, the HSO makes the two timers look like many. For example, if several events have to occur at specific times, the HSO unit can schedule all of the events based on a single timer. The events that can be scheduled to occur and the format of the command written to the HSO Command register are shown in Figure 2-13.

The software timers listed in the figure are actually 4 software flags in I/O Status Register 1 (IOS1). These flags can be set, and optionally cause an interrupt, at any time based on Timer 1 or Timer 2. In most cases these timers are used to trigger interrupt routines which must occur at regular intervals. A multitask process can easily be set up using the software timers.

A CAM (Content Addressable Memory) file is the main component of the HSO. This file stores up to eight events which are pending to occur. Every state time one location of the CAM is compared the two timers. After 8 state times, (two microseconds with a 12 MHZ clock), the entire CAM has been searched for time matches. If a match occurs the specified event will be triggered and that location of the CAM will be made available for another pending event. A block diagram of the HSO unit is shown in Figure 2-14.

#### 2.3.4. Serial Port

Controlling a device from a remote location is a simple task that frequently requires additional hardware with many processors. The 8096 has an on-chip serial port to reduce the total number of chips required in the system. The serial port is similar to that on the MCS-51 product line. It has one synchronous and




Figure 2-15. Serial Port Control/Status Register



three asynchronous modes. In the asynchronous modes baud rates of up to 187.5 Kbaud can be used, while in the synchronous mode rates up to 1.5 Mbaud are available. The chip has a baud rate generator which is independent of Timer 1 and Timer 2, so using the serial port does not take away any of the HSI, HSO or timer flexibility or functionality.

Control of the serial port is provided through the SPCON/SPSTAT (Serial Port CONtrol/Serial Port STATus) register. This register, shown in Figure 2-15, has some bits which are read only and others which are write only. Although the functionality of the port is similar to that of the 8051, the names of some of the modes and control bits are different. The way in which the port is used from a software standpoint is also slightly different since RI and TI are cleared after each read of the register.

The four modes of the serial port are referred to as modes 0, 1, 2, and 3. Mode 0 is the synchronous mode, and is commonly used to interface to shift registers for I/O expansion. In this mode the port outputs a pulse train on the TXD pin and either transmits or receives data on the RXD pin. Mode 1 is the standard asynchronous mode, 8 bits plus a stop and start bit are sent or received. Modes 2 and 3 handle 9 bits plus a stop and start bit. The difference between the two is, that in Mode 2 the serial port interrupt will not be activated unless the ninth data bit is a one; in Mode 3 the interrupt is activated whenever a byte is received. These two modes are commonly used for interprocessor communication.

Using XTAL1:

Mode 0: 
$$\begin{array}{l} Baud \\ Rate \end{array} = \frac{XTAL1 \ frequency}{4*(B+1)}; B \neq 0 \\ \\ Others: \begin{array}{l} Baud \\ Rate \end{array} = \frac{XTAL1 \ frequency}{64*(B+1)} \\ \\ Using T2CLK: \\ \\ Mode 0: \begin{array}{l} Baud \\ Rate \end{array} = \frac{T2CLK \ frequency}{B}; B \neq 0 \\ \\ Others: \begin{array}{l} Baud \\ Rate \end{array} = \frac{T2CLK \ frequency}{16*B}; B \neq 0 \\ \\ Note that B \ cannot \ equal \ 0, \ except \ when \ using \ XTAL1 \ in \ other \ than \ mode \ 0. \end{array}$$

Figure 2-16. Baud Rate Formulas

Baud rates for all of the modes are controlled through the Baud Rate register. This is a byte wide register which is loaded sequentially with two bytes, and internally stores the value as a word. The least significant byte is loaded to the register followed by the most significant. The most significant bit of the baud value determines the clock source for the baud rate generator. If the bit is a one, the XTAL1 pin is used as the source, if it is a zero, the T2 CLK pin is used. The formulas shown in Figure 2-16 can be used to calculate the baud rates. The variable "B" is used to represent the least significant 15 bits of the value loaded into the baud rate register.

The baud rate register values for common baud rates are shown in Figure 2-17. These values can be used when XTAL1 is selected as the clock source for serial modes other than Mode 0. The percentage deviation from theoretical is listed to help assess the reliability of a given setup. In most cases a serial link will work if there is less than a 2.5% difference between the baud rates of the two systems. This is based on the assumption that 10 bits are transmitted per frame and the last bit of the frame must be valid for at least six-eigths of the bit time. If the two systems deviate from theoretical by 1.25% in opposite directions the maximum tolerance of 2.5% will be reached. Therefore, caution must be used when the baud rate deviation approaches 1.25% from theoretical. Note that an XTAL1 frequency of 11.0592 MHz can be used with the table values for 11 MHz to provide baud rates that have 0.0 percent deviation from theoretical. In most applications, however, the accuracy available when using an 11 MHz input frequency is sufficient.

Serial port Mode 1 is the easiest mode to use as there is little to worry about except initialization and loading and unloading SBUF, the Serial port BUFfer. If parity is enabled, (ie. PEN1), 7 bits plus even parity are used instead of 8 data bits. The parity calculation is done in hardware for even parity. Modes 2 and 3 are similar to Mode 1, except that the ninth bit needs to be controlled and read. It is also not possible to enable parity in Mode 2. When parity is enabled in Mode 3 the ninth bit becomes the parity bit. If parity is not enabled, (ie. PEN = 0), the TB8 bit controls the state of the ninth transmitted bit. This bit must be set prior to each transmission. On reception, if PEN = 0, the RB8 bit indicates the state of the ninth received bit. If parity is enabled, (ie. PEN = 1), the same bit is called RPE (Receive Parity Error), and is used to indicate a parity error.

	XTAL1 Frequency = 12.0 MHz	
Baud Rate	Baud Register Value	Percent Error
19.2K	v and serous villant 8009H planets and but	d s and girlo+ 2.40 eldelisva s
9600	8013H	+2.40
at build and 4800 tune Apola a	ti senimetek eula 8026H	SO or timer 11.0 Hity or function
2400	804DH	-0.16
beeu ed ma 1200, enuni in in	winds salument or 809BH of Janes low/C	CON SPS 01.0 (Sedal Port C
ses Teeven 300 'B' is used	usd em etstand 8270H	ATUSI register, sh
	XTAL1 Frequency = 11.0 MHz	a write only. Although the funci
Baud Rate	Baud Register Value	Percent Error
19.2K	8008H	+0.54
se tot soruc 9600 o ent as beto	e se al r.JATX ned 8011Heffs bersele ere l'I	bns IR sonie 4.0.540 vingila oz
Marveb eget 4800 en T.0 epol	M nami nemio zebo 8023H	+0.54
2400	8047H and benefits one	nog lishee erli+0.5400m wot e
necased e1200 fib e63.5 a	808EH	-0.16
300	823CH unto nog edi ed	ers for I/O e10.0 ±ion. In this mo
	XTAL1 Frequency = 10.0 MHz	pulse train on the TXD pin and
Baud Rate	Baud Register Value	Percent Error
ent bertoe 19.2K www.s.s to	as assets mumicas 8007H	s seem or 1.70 to mea s
9600	Burn notifice 1910 800 FHon the representation	o listes entre of 1.70 ni tentr er o
4800	8020H and a sallid	stab ritain edi+1.38/ betavibas
ar build stol 2400 SHM France	8040H	-0.16
1200	8081H	erprocesso 21.0 - munication.
MHz input freq008 oy is sufficient	t ne gniau nen 8208H	+0.03

as sau of short lasters and Figure 2-17. Baud Rate Values for 10,11,12 MHz

The software used to communicate between processors is simplified by making use of Modes 2 and 3. In a basic protocol the ninth bit is called the address bit. If it is set high then the information in that byte is either the address of one of the processors on the link, or a command for all the processors. If the bit is a zero, the byte contains information for the processor or processors previously addressed. In standby mode all processors wait in Mode 2 for a byte with the address bit set. When they receive that byte, the software determines if the next message is for them. The processor that is to receive the message switches to

Mode 3 and receives the information. Since this information is sent with the ninth bit set to zero, none of the processors set to Mode 2 will be interrupted. By using this scheme the overall CPU time required for the serial port is minimized.

A typical connection diagram for the multi-processor mode is shown in Figure 2-18. This type of communication can be used to connect peripherals to a desk top computer, the axis of a multi-axis machine, or any other group of microcontrollers jointly performing a task.




Figure 2-18. Multiprocessor Communication

Mode 0, the synchronous mode, is typically used for interfacing to shift registers for I/O expansion. The software to control this mode involves the REN (Receiver ENable) bit, the clearing of the RI bit, and writing to SBUF. To transmit to a shift register, REN is set to zero and SBUF is loaded with the information. The information will be sent and then the TI flag will be set. There are two ways to cause a reception to begin. The first is by causing a rising edge to occur on the REN bit, the second is by clearing RI with REN=1. In either case, RI is set again when the received byte is available in SBUF.

#### 2.3.5. A to D Converter

Analog inputs are frequently required in a microcontroller application. The 8097 has a 10-bit A to D converter that can use any one of eight input channels. The conversions are done using the successive approximation method, and require 168 state times (42 microseconds with a 12 MHz clock.)

The results are guaranteed monotonic by design of the converter. This means that if the analog input voltage changes, even slightly, the digital value will either stay the same or change in the same direction as the analog input. When doing process control algorithms, it is frequently the changes in inputs that are required, not the absolute accuracy of the value. For this reason, even if the absolute accuracy of a 10-bit converter is the same as that of an 8-bit converter, the 10-bit monotonic converter is much more useful.

Since most of the analog inputs which are monitored by a microcontroller change very slowly relative to the 42 microsecond conversion time, it is acceptable to use a capacitive filter on each input instead of a sample and hold. The 8097 does not have an internal sample and hold, so it is necessary to ensure that the input signal does not change during the conversion time. The input to the A/D must be between ANGND and VREF. ANGND must be within a few millivolts of VSS and VREF must be within a few tenths of a volt of VCC.

Using the A to D converter on the 8097 can be a very low software overhead task because of the interrupt and HSO unit structure. The A to D can be started by the HSO unit at a preset time. When the conversion is complete it is possible to generate an interrupt. By using these features the A to D can be run under complete interrupt control. The A to D can also be




Figure 2-19. A to D Result/Command Registers mass and the (eldered never

directly controlled by software flags which are located in the AD\_RESULT/AD\_COMMAND Register, shown in Figure 2-19.

10-bit monotonic converter is much more

#### 2.3.6. PWM Register at the blood bas slomes

Analog outputs are just as important as analog inputs when connecting to a piece of equipment. True digital to analog converters are difficult to make on a microprocessor because of all of the digital noise and the necessity of providing an on chip, relatively high current, rail to rail driver. They also take up a fair amount of silicon area which can be better used for other features. The A to D converter does use a D to A, but the currents involved are very small.

For many applications an analog output signal can be replaced by a Pulse Width Modulated (PWM) signal. This signal can be easily generated in hardware, and takes up much less silicon area than a true D to A. The signal is a variable duty cycle, fixed frequency waveform that can be integrated to provide an approximation to an analog output. The frequency is fixed at a period of 64 microseconds for a 12 MHz clock speed. Controlling the PWM simply requires writing the desired duty cycle value (an 8-bit value) to the PWM Register. Some typical output waveforms that can be generated are shown in Figure 2-20.

Converting the PWM signal to an analog signal varies in difficulty, depending upon the requirements of the system. Some systems, such as motors or switching power supplies actually require a PWM signal, not a true analog one. For many other cases it is necessary only to amplify the signal so that it switches rail-to-rail, and then filter it. Switching rail-to-rail means that the output of the amplifier will be a reference value when the input is a logical one, and the output will



be zero when the input is a logical zero. The filter can be a simple RC network or an active filter. If a large amount of current is needed a buffer is also required. For low output currents, (less than 100 microamps or so), the circuit shown in Figure 2-21 can be used. The RC network determines how quiet the output is, but the quieter the output, the slower it can change. The design of high accuracy voltage followers and active filters is beyond the scope of this paper, however many books on the subject are available.




Figure 2-20. PWM Output Waveforms




Figure 2-21. PWM to Analog Conversion Circuitry

#### 3.0 BASIC SOFTWARE EXAMPLES OF ONE

The examples in this section show how to use each I/O feature individually. Examples of using more than one feature at a time are described in section 4. All of the examples in this ap-note are set up to be used as listed. If run through ASM-96 they will load and run on an SBE-96. In order to insure that the programs work, the stack pointer is initialized at the beginning of each program. If the programs are going to be used as modules of other programs, the stack pointer initialization should only be used at the beginning of the main program.

To avoid repetitive declarations the "include" file "DEMO96:INC", shown in Listing 3-1, is used. ASM-96 will insert this file into the code file whenever the directive "INCLUDE DEMO96. INC" is used. The file contains the definitions for the SFRs and other variables. The include statement has been placed in all of the examples. It should be noted that some of

the labels in this file are different from those in the file 8096.INC that is provided in the ASM-96 package.

# 3.1. USING THE 8096'S PROCESSING SECTION 12-S TO THE PROCESSING SECTION 15-S TO THE PROCESSIN

#### 3.1.1. Table Interpolation

A good way of increasing speed for many processing tasks is to use table lookup with interpolation. This can eliminate lengthy calculations in many algorithms. Frequently it is used in programs that generate sine waveforms, use exponents in calculations, or require some non-linear function of a given input variable. Table lookup can also be used without interpolation to determine the output state of I/O devices for a given state of a set of input devices. The procedure is also a good example of 8096 code as it uses many of the software features. Two ways of making a lookup table are described, one way uses more calculation time, the second way uses more table space.

Listing 3-1. Include File DEMO96.INC

```
DEMO96.INC - DEFINITION OF SYMBOLIC NAMES FOR THE 1/O REGISTERS OF THE 8096
      ZERO
                 EQU
                      OOh: WORD
                                      1 R/W
AD COMMAND
AD RESULT LO
                 EOU
                       02H:BYTE
                      02H:BYTE
                                     1 R
                 EOU
AD RESULT HI
                       03H:BYTE
                 EQU
                                     1 R
                 EQU
                       O3H: BYTE
HSO TIME
HSI TIME
HSO COMMAND
HSI STATUS
                       04H:WORD
                 EQU
                 EQU
                       04H:WORD
                                      1 R
                 EOU
                      O 6 H : BYTE
                 EOU
                       O6H: BYTE
SBUF
                       07H:BYTE
                                      1 R/W
                 EOU
                 EQU OSH: BYTE
INT_MASK
INT_PENDING
                       09H:BYTE
SPCON
                       11H:BYTE
                EQU
SPSTAT
                 EQU
                       11H:BYTE
                                             WATCHDOG TIMER
WATCHDOG
                                         W
                EOU
                      OAH: BYTE
                      OAH: WORD
TIMER1
                                     1 R
                 EOU
TIMER2
                       OCH: WORD
                                      1 R
                      OEH: BYTE
PORTO
                EQU
BAUD REG
                 EQU
                      OEH: BYTE
                                      1 R/W
PORT 1
                EOU
                       OFH: BYTE
PORT 2
                EOU
                       10H:BYTE
                                      1 R/W
IOCO
                       15H:BYTE
                 EQU
                                         W
IOSO
                EQU
                       15H:BYTE
                                      ; R
IOC1
                       16H:BYTE
                                         W
TOST
                EQU
                       16H:BYTE
                                       R
PWM_CONTROL
                EOU
                       17H:BYTE
                     18H:WORD
                                      , R/W STACK POINTER
                EQU
RSEG at 1CH
                         TO REDUCE SPIKES & HIGH PREQUENCY NOISE
        AX:
                DSW
        DX:
                DSW
        BX:
                DSW
        CX:
        AT.
                ROIL
                                 : BYTE
                         (AX+1) :BYTE
```



In both methods the procedure is similar. Values of a function are stored in memory for specific input values. To compute the output function for an input that is not listed, a linear approximation is made based on the nearest inputs and nearest outputs. As an example, consider the table below.

If the input value was one of those listed then there would be no problem. Unfortunately the real world is never so kind. The input number will probably be 259 or something similar. If this is the case linear interpolation would provide a reasonable result. The formula is:

 ${\sf Actual\ Output\ =\ Lower\ Output\ +\ Delta\ Out}$ 

For the value of 259 the solution is:

Delta Out = 
$$\frac{900\text{-}400}{300\text{-}200}$$
\* (259-200) =  $\frac{500}{100}$ \* 59 = 5 \* 59 = 295

To make the algorithm easier, (and therefore faster), it is appropriate to limit the range and accuracy of the function to only what is needed. It is also advantageous to make the input step (Upper Input-Lower Input) equal to a power of 2. This allows the substitution of multiple right shifts for a divide operation, thus speeding up throughput. The 8096 allows multiple arithmetic right shifts with a single instruction providing a very fast divide if the divisor is a power of two.

For the purpose of an example, a program with a 12-bit output and an 8-bit input has been written. An input step of 16 (2\*\*4) was selected. To cover the input range 17 words are needed, 255/16 + 1 word to handle values in the last 15 bytes of input range. Although only 12 bits are required for the output, the 16-bit architecture offers no penalty for using 16 instead of 12 bits.

The program for this example, shown in Listing 3-2, uses the definitions and equates from Listing 3-1, only the additional equates and definitions are shown in the code.

Input Value	Relative Table Address	. H0000	Table Value	
100	0001H 8003E MOORE	, HODEL	100	
200	0002H	10001	400	
300	0003H		900	
400	0004H		1600	

Listing 3-2. ASM-96 Code for Table Lookup Routine 1

```
$TITLE('INTERL.APT: Interpolation routine 1')
 ;;;;;; 8096 Assembly code for table lookup and interpolation
 SINCLUDE (: F1: DEMO96. INC)
                                                                                                                                                      ; Include demo definitions
 RSEG at 22H
                                                                                                                    dsb 1 , Actual Input Value
                                           IN VAL:
                                          TABLE_LOW:
TABLE_HIGH:
IN_DIF:
IN_DIFB
                                                                                                                              daw and religious dans desired a land accordance of the land of th
                                                                                                                                                                                                                                            ; Upper Input - Lower Input
                                                                                                                              dsw
                                           TAB_DIF:
                                                                                                                                                                                                                                               ; Upper Output - Lower Output
                                                                                                                                dsw
                                            RESULT:
                                                                                                                                                                                                                                              , Delta Out
                                          OUT_DIF:
                                                                                                                              dsl
CSEG at 2080H
                                                                  SP, #100H
                                          LD
```



```
look: LDB AL, IN_VAL ; Load temp with Actual Value SHRB AL, $3 ; Divide the byte by $ and address that the local value and address that the local value at the local value and address that the local value at the local value
   LDBZE AX, AL ; Load byte AL to word AX

LD TABLE_LOW, TABLE [AX] ; TABLE_LOW is loaded with the value of the control of the co
   Jution of multiple right shifts for a divide operation
num swolls GGOS LD T in TABLE BIGH, (TABLE+2)[AX] , TABLE BIGH is loaded with the collowant signs a diw shide mon oneman sign.
                                                                                                                                                                                      ; location AX+2
                                                                                                                                                                                      ; (The next value in the table)
                                                                                      TAB_DIP, TABLE_HIGH, TABLE_LOW
                                                                                                                                                                                      ; TAB DIF=TABLE HIGH-TABLE LOW
                                                                                                                                                                                      ; IN_DIFB=least significant 4 bits
S IN DIFB, IN VAL, 40FH
                                                                                                                                                                                       of IN_VAL; Load byte IN_DIFB to word IN_DIF
  LDBZE IN DIF, IN DIFB
brow t + areas MUL
                                                                                        OUT_DIF, IN_DIF, TAB_DIF
                                                                                                                                                                                      ; Output_difference = ; Input_difference *Table_difference ; Divide by 16 (2**4)
 SOURT TURN TO SHRAL
                                                                                       OUT DIF, #4
required for the output, the
HI ST DOISU TO ADD OO OUT, OUT DIF, TABLE LOW ; Add output difference to output
                                                                                                                                                                                            generated with truncated IN_VAL
                                                                                      our, 14 and St to beste
                                                                                                                                                                                                 as input
                                                                                                                                                                                       ; Round to 12-bit answer
                                                        SHRA
  S-E onite in nw ADDColom OUT , zero mangong edf
                                                                                                                                                                                      ; Round up if Carry = 1
no inc: ST OUT, RESULT
                                                                                                                                                                                      ; Store OUT to RESULT
the additional equalities on definitions are shown in
                                                                                                                                                                                      cseg
                                                        AT 2100H
                                                                                        0000H, 2000H, 3400H, 4C00H; A random function 5D00H, 6A00H, 7200H, 7800H 7B00H, 7D00H, 7600H, 6D00H
                         table: DCW
                                                         DCW
                                                                                        5DOOH, 4BOOH, 3400H, 2200H
                                                        DCW
                         END
```

If the function is known at the time of writing the software it is also possible to calculate in advance the change in the output function for a given change in the input. This method can save a divide and a few other instructions at the expense of doubling the size

of the lookup table. There are many applications where time is critical and code space is overly abundant. In these cases the code in Listing 3-3 will work to the same specifications as the previous example.

Listing 3-3. ASM-96 Code For Table Lookup Routine 2

```
$TITLE('INTER2.APT: Interpolation routine 2')
          8096 Assembly code for table lookup and interpolation Using tabled values in place of division
$INCLUDE(:F1:DEMO96.INC); Include demo definitions
RSEG at 24H of a segred regge :
                         dsb
        IN VAL:
                                                  ; Actual Input Value
        TABLE LOW:
TABLE INC:
                                                 ; Table value for function
; Incremental change in function
                          dsw
        IN_DIF:
                          dsw
                                                  ; Upper Input - Lower Input
                                   IN_DIF :byte
         IN DIFB
                          equ
        OUT:
RESULT:
                          dsw
                                            ; Delta Out
        OUT DIF:
                          dsl
```



```
CSEG at 2080H I SATSUOT GUNDOJ ALGET TOT SOCO 28-MAJT A-C DANALL
        LD
                SP. #100H
                                , Initialize SP to top of req. file
                                ; Load temp with Actual Value
look .
        T.DR
                AL, IN VAL
                                  Divide the byte by 8
                AL, #11111110B
        ANDB
                                Insure AL is a word address by 2
                                so AL = IN VAL/16
Load byte AL to word AX
        LDBZE AX. AL
        LD
                TABLE_LOW, VAL_TABLE[AX] , TABLE LOW is loaded with the value , in the value table at location AX
                TABLE_INC, INC_TABLE[AX] ; TABLE_INC is loaded with the value ; in the increment table at
                                          ; location AX+2
                 IN DIFB, IN VAL, $ OFH
        ANDB
                                          ; IN DIFB=least significant 4 bits
                                          ; of IN VAL
; Load byte IN DIFB to word IN DIF
                 IN DIF, IN DIFB
        LDBZE
                 OUT DIF, IN DIF, TABLE INC
        MUL
                                        ; Output difference = ; Input difference*Incremental change
                 OUT, OUT_DIF, TABLE_LOW ; Add output difference to output
        ADD
                                            generated with truncated IN_VAL
SHR OUT, #4
ADDC
                 OUT, zero ; Round up if Carry = 1
                                 ; Store OUT to RESULT
; Branch to "look:"
no_inc: ST
                OUT, RESULT
        BR
                look
       AT 2100H
cseq
val_table:
                0000H, 2000H, 3400H, 4C00H; A random function
5D00H, 6A00H, 7200H, 7800H
7B00H, 7D00H, 7600H, 6D00H
        DCW
        DCW
                 5000н, 4800н, 3400н, 2200н
        DCW
                1000H
inc table:
        DCW 0200H, 0140H, 0180H, 0110H
                                                   ; Table of incremental
                 0000н, 0080н, 0060н, 0030н
00020н, 0рг90н, 0гг70н, 0гг00н
        DCW
                                                 , differences
        DCW
                 OFEEOH, OFE9OH, OFEEOH, OFEEOH
END
```

By making use of the second lookup table, one word of RAM was saved and 16 state times. In most cases this time savings would not make much of a difference, but when pushing the processor to the limit, microseconds can make or break a design.

#### 3.1.2. PL/M-96

Intel provides high level language support for most of its micro processors and microcontrollers in the form of PL/M. Specifically, PL/M refers to a family of languages, each similar in syntax, but specialized for the device for which it generates code. The PL/M syntax is similar to PL/1, and is easy to learn. PLM-96 is the version of PL/M used for the 8096. It is very code efficient as it was written specifically for the MCS-96 family. PLM-96 most closely resembles PLM-86, although it has bit and I/O functions similar to PLM-51. One line of PL/M-code can take the place

of many lines of assembly code. This is advantageous to the programmer, since code can usually be written at a set number of lines per hour, so the less lines of code that need to be written, the faster the task can be completed.

If the first example of interpolation is considered, the PLM-96 code would be written as shown in Listing 3-4. Note that version 1.0 of PLM-96 does not support 32-bit results of 16 by 16 multiplies, so the ASM-96 procedure "DMPY" is used. Procedure DMPY, shown in Listing 3-5, must be assembled and linked with the compiled PLM-96 program using RL-96, the relocator and linker. The command line to be used is:

RL96 PLMEX1.OBJ, DMPY.OBJ, PLM96.LIB & to PLMOUT.OBJ ROM (2080H-3FFFH)





#### Listing 3-4. PLM-96 Code For Table Lookup Routine 1

```
/* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION */
PLMEX:
DECLARE IN VAL
                           WORD
                                         PUBLIC;
DECLARE TABLE LOW
DECLARE TABLE HIGH
                                         PUBLICA
                           INTEGER
                           INTEGER
                                         PUBLIC;
DECLARE TABLE DIF
                           INTEGER
                                         PUBLIC; ANDREY NAV WON MARKET
DECLARE OUT
                           INTEGER
                                         PUBLIC;
DECLARE RESULT
                           INTEGER
                                         PUBLIC:
                                        PUBLIC; PUBLIC;
DECLARE OUT DIF
                           LONGINT
                          WORD
                           INTEGER DATA (
DECLARE TABLE (17)
     0000H, 2000H, 3400H, 4C00H,
5D00H, 6A00H, 7200H, 7800H,
7800H, 7D00H, 7600H, 6D00H,
5D00H, 4B00H, 3400H, 2200H,
                                                /* A random function */
         1000H);
DMPY: PROCEDURE (A,B) LONGINT EXTERNAL;
DECLARE (A,B) INTEGER;
END DMPY;
    TEMP=SHR(IN_VAL,4); /* TEMP is the most significant 4 bits of IN_VAL */
    TABLE_LOW=TABLE(TEMP); /* If "TEMP" was replaced by "SHR(IN_VAL,4)" */
TABLE_HIGH=TABLE(TEMP+1); /* The code would work but the 8096 would */
/* do two shifts */
    TABLE DIF = TABLE HIGH-TABLE LOW;
    OUT_DIF=DMPY(TABLE_DIF,SIGNED(IN_VAL AND OFH)) /16;
    OUT=SAR((TABLE LOW+OUT DIF),4); /* SAR performs an arithmetic right shift,
                                            in this case 4 places are shifted
    IF CARRY = 0 THEN RESULT = OUT; /* Using the hardware flags must be done
      ELSE RESULT = OUT + 1;
                                      /* with care to ensure the flag is tested
GOTO LOOP; generally
                                     /* in the desired instruction sequence
/* END OF PLM-96 CODE */
END:
```

Listing 3-5. 32-Bit Result Multiply Procedure For PLM-96

```
$TITLE('MULT.APT: 16*16 multiply procedure for PLM-96')
```

```
module lon each ac. ISP 100 EQU TO 18H: word
BR-MEA on seg asilo
nwork YAMO STORE EXTRN
                                                                                                                           PLMREG :long
 in Listing 3-5, must be assembled an $9.8.8 ed with the
OSSOCIONE DE PUBLICE DMPY E MISTO, Multiply two integers and return a complement and return a compleme
                                           DMPY: POP
                                                                                                                           PLMREG+4
                                                                                                                                                                                                                                       PLMREG
A SIL DEM 19 MUL PLMREG, [SP]+
                                                                                                                                                                                                        ; Load second operand and increment SP
                      J ROM (2080H-SFFFH)
                                                                                                                                                                                                                ; Return to PLM code.
                                                                                                                          [PLMREG+4]
                                            END
```



Using PLM, code requires less lines, is much faster to write, and easier to maintain, but may take slightly longer to run. For this example, the assembly code generated by the PLM-96 compiler takes 56.75 microseconds to run instead of 30.75 microseconds. If PLM-96 performed the 32-bit result multiply instead of using the ASM-96 routine the PLM code would take 41.5 microseconds to run. The actual code listings are shown in Appendix A.

### 3.2. USING THE I/O SECTION

#### 3.2.1. Using the HSI unit

One of the most frequent uses of the HSI is to measure the time between events. This can be used for frequency determination in lab instruments, or speed/acceleration information when connected to pulse type encoders. The code in Listing 3-6 can be used to determine the high and low times of the signals on two lines. This code can be easily expanded to 4 lines and can also be modified to work as an interrupt routine.

Frequently it is also desired to keep track of the number of events which have occurred, as well as how often they are occurring. By using a software counter this feature can be added to the above code. This code depends on the software responding to the change in line state before the line changes again. If this cannot be guaranteed then it may be necessary to use 2 HSI lines for each incoming line. In this case one HSI line would look for falling edges while the other looks for rising edges. The code in Listing 3-7 includes both the counter feature and the edge detect feature.

The uses for this type of routine are almost endless. In instrumentation it can be used to determine frequency on input lines, or perhaps baud rate for a self adjusting serial port. Section 4.2 contains an example of making a software serial port using the HSI unit. Interfacing to some form of mechanically generated position information is a very frequent use of the HSI. The applications in this category include motor control, precise positioning (print heads, disk drives, etc.),

Listing 3-6. Measuring Pulses Using The HSI Unit

```
$TITLE('PULSE.APT: Measuring pulses using the HSI unit')
$INCLUDE (DEMO96.INC)
rseg
        at 28H
     PERTOD: dsw 1
HI EDGE: dsw 1
LO_EDGE: dsw 1
         at 2080H
cseg
        LD SP, #100H
LDB 10C0, #00000001B
LDB HSI_MODE, #00001111B
                                           ; Enable HSI 0
                                          , HSI O look for either edge
                 PERIOD, HIGH TIME, LOW TIME
wait:
        ADD
                 IOS1, 6, contin ; If FIFO is full IOS1, 7, wait ; Wait while no pulse is entered
         JBS
        JBC
                                           , Load status, Note that reading, HSI TIME clears HSI_STATUS
contin: LDB
                 AL, HSI STATUS
                                  ; Load the HSI_TIME
        LD
                 BX, HSI TIME
        JBS
                 AL, 1, hsi hi
                                           ; Jump if HSI.0 is high
                 BX, LO EDGE
hsi lo: ST
                 BX, LO EDGE
HIGH TIME, LO EDGE, HI EDGE
wait
        SUB
        BR
                 BX, HI_EDGE
LOW_TIME, HI_EDGE, LO_EDGE
hsi_hi: ST
        SUB
        BR
```



engine control and transmission control. The HSI unit is used extensively in the example in section 4.3.

#### 3.2.2. Using the HSO Unit

Although the HSO has many uses, the best example is that of a multiple PWM output. This program, shown in Listing 3-8, is simple enough to be easily understood, yet it shows how to use the HSO for a task which can be complex. In order for this program to operate, another program needs to set up the on and off time variables for each line. The program also requires that a HSO line not change so quickly that

it changes twice between consecutive reads of I/O Status Register 0, (IOS0).

A very eye catching example can be made by having the above program output waveforms that vary over time. The driver routine in Listing 3-10 can be linked to the above program to provide this function. Linking is accomplished using RL96, the relocatable linker for the 8096. Information for using RL96 can be found in the "MCS-96 Utilities Users Guide", listed in the bibliography. In order for the program to link, the register declaration section (ie. the section between

lies 8 101 9181 busid 24 American 3-7. Enhanced HSI Pulse Measurement Routine

```
STITLE ('ENHSI.APT: ENHANCED HSI PULSE
                                                       ROUTINE') and to some work but and entimetable
$INCLUDE (DEMO96.INC)
-noo lolorseguat 28H poles ald in anotisoiges enf
tol, programming (principle disk drives, etc.).
                 LAST RISE:
LAST FALL:
HSI SO:
IOST BAK:
                                     DSW
                                    DSB
                                     DSB
                  PERIOD: DSW 1
LOW_TIME: DSW 1
HIGH_TIME: DSW 1
                  COUNT:
                            triing DSW, 1 de polso seeing galauseem . Tts. REHUT' 13 ITETS
                           2080H
        cseg
                           SP, # 100H
        init:
                  LD
                           IOC1, #00100101B ; Disable HSO.4, HSO.5, HSI INT=first, ; Enable PWM, TXD, TIMER1 OVERLOW_INT
                  LDB
                           HSI_MODE, # 10011001B
                                                        ; set hsi.1 -; hsi.0 +
                                                        ; Enable hsi 0,1
; T2 CLOCK=T2CLK, T2RST=T2RST
                  LDB
                           IOCO, # 00000111B
                                                        ; Clear timer 2
                                                       ; Clear IOS1 BAK. 7
; Store into temp to avoid clearing; other flags which may be needed; If has is not triggered then
                           IOS1_BAK, #01111111B
IOS1_BAK, IOS1
        wait:
                  ANDB
                 ORB
                           IOS1_BAK,7,wait ; If hat is not ; jump to wait
                  JBC
                           HSI_SO, HSI_STATUS, # 01010101B
                  ANDB
                           HSI SO,O,a rise
                 JBS
                           HSI_SO,2,a_fall
no_cnt
                  JBS
          JBS BR
        a_rise: SUB
                          LOW_TIME, TIME, LAST_FALL
PERIOD, TIME, LAST_RISE
                  SUB
                  LD dold
                           LAST RISE, TIME
                  BR
                            increment
                           HIGH TIME, TIME, LAST RISE PERIOD, TIME, LAST FALL
        a_fall: SUB
                  SUB
                           LAST_FALL, TIME
                  LD
        increment:
                  INC
                           COUNT
        no_cnt: BR
                            wait
                  END
```



## "Latri

### Install by Implied A and faul of Listing 3-8. Generating a PWM with the HSO made in Collection (Collection of Collection)

```
outine could easily be the basis for a switching
STITLE ('HSOPWM.APT: 8096 EXAMPLE PROGRAM FOR PWM OUTPUTS')
; This program will provide 3 PWM outputs on HSO pins 0-2
           The input parameters passed to the program are give C2H brooks edigles but molevew of
                                           Where: Times are in timer1 cycles
                                           N takes values from 0 to 3
       $INCLUDE (DEMO96.INC)
       RSEG AT 28H
                         HSO_ON_0:
HSO_OFF_0:
HSO_ON_1:
                                                                     1 ASS 
                                                             DSW
                                                            DSW
                         HSO OFF 1 :
OLD STAT:
                                                             DSW
                                                            dsb
                         NEW STAT:
                                                           dsb
                         AT 2080H
       cseg
                                          SP, $100H

HSO_ON_O, $100H

HSO_OFF_O, $400H

HSO_ON_I, $280H

HSO_OFF_I, $280H

OLD_STAT, IOSO, $0PH

OLD_STAT, $0PH
                         LD
                                                                                                ; Set initial values
                         LD
                         LD
                                                                                               Note that times must be long enough to allow the routine to run after each
                         LD
                                                                                               ; line change.
                         LD
                         ANDB
                         XORB
       wait:
                                           IOSO, 6, wait
                                                                                                                  ; Loop until HSO holding register
                         NOP
                                                                                                                   ; is empty
                                           ; For opperation with interrupts 'store stat:' would be the
                                           ; entry point of the routine.
; Note that a DI or PUSHF might have to be added.
                                          NEW_STAT, IOSO, #OPH ; Store new status of HSO OLD_STAT, NEW_STAT
       store_stat:
                        ANDB
                         CMPB
                         J.R
                                           wait
                                                                                                                 ; If status hasn't changed
                                           OLD_STAT, NEW STAT
                         XORB
      check_0:
                                          OLD_STAT, 0, check 1
NEW_STAT, 0, set_off_0
                       JBC
                                                                                                              ; Jump if OLD STAT(0)=NEW STAT(0)
                        JBS
       set_on_0:
LDB
                                          HSO COMMAND, \$00110000B ; Set HSO for timer1, set pin 0 HSO_TIME, TIMER1, HSO_OFF_0 ; Time to set pin = Timer1 value
                         ADD
                                                                                                         + Time for pin to be low
                         BR
                                          check 1
      set_off_0:
                                                                                                          ; Set HSO for timerl, clear pin 0
; Time to clear pin = Timerl value
: + Time for pin to be high
                                          HSO COMMAND, $00010000B
HSO TIME, TIMER1, HSO ON 0
                        LDB
                        ADD
      check_1:
                                         OLD_STAT, 1, check_done
NEW_STAT, 1, set_off_1
                                                                                                              ; Jump if OLD_STAT(1) = NEW_STAT(1)
                       JBC
                        JBS
      set_on_1;
                                          LDB
                        ADD
                        BR
      set_off_1:
LDB
                                                                                                            ; Set HSO for timerl, clear pin 1
                                          HSO_COMMAND, #00010001B
HSO_TIME, TIMER1, HSO_ON_1
                                                                                                            ; Time to clear pin = Timerl
; + Time for pin to be high
                        ADD
      check_done:
                                          OLD STAT, NEW STAT
                                                                                                                 ; Store current status and ; wait for interrupt flag
                       LDB
                        BR
                                          wait
                                          ; use RET if "wait" is called from another routine
                        END
```

"RSEG" and "CSEG") in Listing 3-8 must be changed to that in Listing 3-9.

The driver routine simply changes the duty cycle of the waveform and sets the second HSO output to a frequency twice that of the first one. A slightly different driver routine could easily be the basis for a switching power supply or a variable frequency/variable voltage motor driver. The listing of the driver routine is shown in Listing 3-10.

Listing 3-9. Changes to Declarations for HSO Routine

```
; NOTE: Use this file to replace the declaration section of the HSO PWM program from "$INCLUDE(DEMO96.INC)" through the line prior to the label "wait". Also change the last branch in the program to a "RET".

RSEG

D_STAT: DSB | extrn HSO ON 0 :word , HSO OFF 0 :word extrn HSO_ON_1 :word , HSO OFF_1 :word extrn HSO_TIME :word , HSO OFF_1 :word extrn TIMER1 :word , ISO COMMAND :byte extrn SP :word extrn SP :wo
```

Listing 3-10. Driver Module for HSO PWM Program

```
$TITLE ('HSODRV.APT: Driver module for HSO PWM program')
                             HSODRV MODULE MAIN, STACKSIZE(8)
                        PUBLIC HSO ON 0 , HSO OFF 0
PUBLIC HSO ON 1 , HSO OFF 1
PUBLIC HSO TIME , HSO COMMAND
                                                            PUBLIC SP , TIMER1 , IOSO
  $INCLUDE (DEMO96.INC)
                                rseq at 28H
             EXTRN OLD STAT :byte
                    HSO ON 0: dsw
                                                         HSO ON U:
HSO OFF 0:
HSO ON I:
HSO OFF 1:
HSO ON I:
HSO ON
HSO ON 1:
HSO OFF 1:
count:
  cseg at 2080H
                                                           TE CAN TA SMALL : entry 1 100 For 1 TATE GLO
        I nig strt:
                                                           DI
                                                          LD
                                                                                   SP, $100H
OLD_STAT, IOSO, $0FH
                                                           ANDB
                                                           XORB
                                                                                    OLD STAT, # OFH
initial:
                                                                                   CX, $0100H
                    loop: LD
                                                                                   AX, #1000H
                       SUB BX, AX, CX
                                                                                   AX, HSO ON 0
                                                   ST BX, HSO OFF 0
```



SHR	MAX, 108 GU 198
SHR	BX, #1
ST	BX, #1 AX, HSO ON 1
ST	BX, HSO_OFF_1
	Ill was gorg nun of
	plus parily in x
CMP	CX, #00F00H
BNE	loop
	initial
END	

Since the 8096 needs to keep track of events which often repeat at set intervals it is convenient to be able to have Timer 2 act as a programmable modulo counter. There are several ways of doing this. The first is to program the HSO to reset Timer 2 when Timer 2 equals a set value. A software timer set to interrupt at Timer 2 equals zero could be used to reload the CAM. This software method takes up two locations in the CAM and does not synchronize Timer 2 to the external world.

has been found to work with most RS-232 de-

To synchronize Timer 2 externally the T2 RST (Timer2 ReSeT) pin can be used. In this way Timer 2 will get reset on each rising edge of T2 RST. If it is desired to have an interrupt generated and time recorded when Timer 2 gets reset, the signal for its reset can be taken from HSI.0 instead of T2RST. The HSI.0 pin has its own interrupt vector which functions independently of the HSI unit.

Another option available is to use the HSI.1 pin to clock Timer2. By using this approach it is possible to use the HSI to measure the period of events on the input to Timer2. If both of the HSI pins are used instead of the T2RST and T2CLK pins the HSIO unit can keep track of speed and position of the rotating device with very little software overhead. This type of setup is ideal for a system like the one shown in Figure 3-1, and similar to the one used in section 4.3.

chronous 8-bit protocol and is used to interfa-

In this system a sequence of events is required based on the position of the gear which represents any piece of rotating machinery. Timer 2 holds the count of the number of tooth edges passed since the index mark. By using HSI.1 as the input to Timer 2, instead of T2 CLK, it is possible to determine tooth count and time information through the HSI. From this information instantaneous velocity and acceleration can be calculated. Having the tooth edge count in Timer 2




Figure 3-1. Using the HSIO to Monitor Rotating Machinery



means that the HSO unit can be used to initiate the desired tasks at the appropriate tooth count. The interrupt routine initiated by HSI.0 can be used to perform any software task required every revolution. In this system, the overhead which would normally require extensive software has been done with the hardware on the 8096, thus making more software time available for control programs.

#### 3.2.3. Using the Serial Port in Mode 1

Mode 1 of the serial port supports the basic asynchronous 8-bit protocol and is used to interface to most CRTs and printers. The example in Listing 3-11 shows a simple routine which receives a character and than transmits the same character. The code is

\$INCLUDE (DEMO96.INC)

at 28H viev dliw eciveh

set up so that minor modifications could make it run on an interrupt basis. Note that it is necessary to set up some flags as initial conditions to get the routine to run properly. If it was desired to send 7 bits of data plus parity instead of 8 bits of data the PEN bit would be set to a one. Interprocessor communication, as described in section 2.3.4, can be set up by simply adding code to change RB8 and the port mode to the listing below. The hardware shown in Figure 3-2 can be used to convert the logic level output of the 8096 to  $\pm$ 12 or 15 volt levels to connect to a CRT. This circuit has been found to work with most RS-232 devices, although it does not conform to strict RS-232 specifications. If true RS-232 conformance is required then any standard RS-232 driver can be used.

and no shows to being off a Listing 3-11. Using the Serial Port in Mode 1 of a sale of Serial County of the Serial Port in Mode 1 of a sale of Serial Serial Serial Serial Serial Port Demo Program')

```
CHR:
                      CHR: dsb 1
SPTEMP: dsb 1
                     TEMPO: dsb 1
TEMP1: dsb 1
RCV_FLAG: dsb 1
                     at 200CH
cseg
 DCW ser_port_int
The basism cseg T at 2080H Tan 1 2H ones VE
entil bas amon about o Lo see sp, $100H ( a H )LD
note model and model LDB loc1, $00100000B
                                                       ; Set P2.0 to TXD
S ment of those open door; Baud rate = input frequency / (64*baud val) ; baud val = (input frequency/64) / baud rate in 12H ent to vinebnage bri
             baud val
                              equ
                                      39
                                                       1 39 = (12,000,000/64)/4800 baud
             BAUD HIGH
                                      ((baud val-1)/256) OR 80H
                                                                        ; Set MSB to 1
             BAUD LOW
                                      (baud val-1) MOD 256
                              equ
                              BAUD REG, #BAUD LOW
                      LDB
                              BAUD REG, &BAUD HIGH
                                                       ; Enable receiver, Mode 1
                      LDB
                              SPCON, #01001001B
                                      ; The serial port is now initialized
                              SBUF, CHR
                      STB
                                                      : Clear serial Port
                              TEMPO, #00100000B
                                                       ; Set TI-temp
                     LDB
                              INT MASK, #01000000B
                                                      : Enable Serial Port Interrupt
             loop:
                     BR
                                              ; Wait for serial port interrupt
             ser_port int:
                     PUSHE
                                                      ; This section of code can be replaced ; with "ORB TEMPO, SP STAT" when the ; serial port TI and R\overline{I} bugs are fixed
             rd_again:
                     LDB
                              SPTEMP, SPSTAT
                     ORB
                              TEMPO, SPTEMP
                     ANDB
                              SPTEMP, # 01100000B
                                              ; Repeat until TI and RI are properly cleared
                     JNE
                              rd again
```

```
gnavolo get_byte:
JBC
                                            ; If RI-temp is not set and A set paged Ac.
                       TEMPO, 6, put byte
eng arti mont axoold esta effi
                       SBUF, CHR
TEMPO, #10111111B
                                            Store byte to man appear ST-2 provail on about and
                 ANDB
                                            ; Set bit-received flag from a memolom of soal
                LDB
                       RCV FLAG, #OFFH
put_byte:
JBC
                                            ; If receive flag is cleared MAR an above as mad
                       RCV FLAG, 0, continue
                JBC
                       TEMPO, 5, continue
SBUF, CHR
                                            ; If TI was not set ; Send byte
                T.DR
                                            CLR TI-tempan sulay off beer averys of inchooms
mod lanes enswitos s ANDB
                       TEMPO, #11011111B
ANDB
                       CHR, #01111111B
                                            ; This section of code appends and abhasimos has
                                            ; an LF after a CR is sent
                       CHR, # ODH
sodge na of the 124 CMPB
                       Clr rcv
CHR, $ OAH
                JNE
                LDB
                       continue
                BR
                                            ; Clear bit-received flag
       clr rcv:
                       RCV_FLAG
             CLRB
          continue:
 TOSS TISO TELESTRET
                END
analog channels are read and 3 PWM waveforms are
MWR and no one one line FWM
```




Figure 3-2. Serial Port Level Conversion



### 3.2.4. Using the A to D

The code in Listing 3-12 makes use of the software flags to implement a non-interrupt driven routine which scans A to D channels 0 through 3 and stores them as words in RAM. An interrupt driven routine is shown in section 4.1 When using the A to D it is important to always read the value using the byte read commands, and to give the converter 8 state times to start converting before reading the status bit.

Since there is no sample and hold on the A to D converter it may be desirable to use an RC filter on each input. A 100 ohm resistor in series with a 0.22 uf capacitor to ground has been used successfully in the lab. This circuit gives a time constant of around 22 microseconds which should be long enough to get rid of most noise, without overly slowing the A to D response time.

#### 4.0 ADVANCED SOFTWARE EXAMPLES

END

Using the 8096 for applications which consist only of the brief examples in the previous section does not really make use of its full capabilities. The following examples use some of the code blocks from the previous section to show how several I/O features can be used together to accomplish a practical task. Three examples will be shown. The first is simply a combination of several of the section 3 examples run under an interrupt system. Next, a software serial port using the HSIO unit is described. The concluding example is one of interfacing the HSI unit to an optical encoder to control a motor.

# 4.1. SIMULTANEOUS I/O ROUTINES UNDER INTERRUPT CONTROL

A four channel analog to PWM converter can easily be made using the 8096. In the example in Listing 4 analog channels are read and 3 PWM waveforms are generated on the HSO lines and one on the PWM pin. Each analog channel is used to set the duty cycle of its associated output pin. The interrupt system keeps the whole program humming, providing time for a background task which is simply a 32 bit software counter. To show which routines are executing and

Listing 3-12. Scanning the A to D Channels

```
STITLE ('ATOD. APT: SCANNING THE A TO D CHANNELS')
$INCLUDE (DEMO96.INC)
        at 28H
                          BX:BYTE
        BL EQU
                          DX : BY TE
RESULT TABLE:
        RESULT 2:
                          dsw
        RESULT
        RESULT 4:
        at 2080H
cseq
start:
        LD
                 SP, #100H
                                  ; Set Stack Pointer
        CLR
next:
        ADDB
                 AD_COMMAND, BL, $1000B
                                              ; Start conversion on channel; indicated by BL register
        NOP
                          , Wait for conversion to start
check:
        JBS
                 AD_RESULT_LO, 3, check ; Wait while A to D is busy
                 AL, AD RESULT LO
AH, AD RESULT HI
                                         ; Load low order result
        LDB
        LDB
                                           ; Load high order result
        ADDB
                                           ; DL=BL * 2
        LDBZE
                 AX, RESULT TABLE [DX]
                                           , Store result indexed by BL*2
        ST
        TNCB
                 BL, #03H
                                  ; Increment BL modulo 4
                 Floure 3-2, Serial Port Level Conversion
        BR
```



in which order, Port 1 output pins are used to indicate the current status of each task. The actual code listing is included in Appendix B.

The initialization section, shown in Listing 4-1a, clears a few variables and then loads the first set of on and off times to the HSO unit. Note that 8 state times must

be waited between consecutive loads of the HSO. If this is not done it is possible to overwrite the contents of the CAM holding register. An A/D interrupt is forced by setting the bit in the Interrupt Pending register. This causes the first A/D interrupt to occur just after the Interrupt Mask register is set and interrupts are enabled.

Listing 4-1. Using Multiple I/O Devices

#### Listing 4-1a. Initializing the A to D to PWM program

```
$TITLE ('8096 EXAMPLE PROGRAM FOR PWM OUTPUTS FROM A TO D INPUTS')
$PAGEWIDTH(130)
; This program will provide 3 PWM outputs on HSO pins 0-2
; The PWM values are determined by the input to the A/D converter.
$INCLUDE (DEMO96.INC)
               EQU
        DL
                        DX:BYTE
ON TIME:
        PWM_TIME_1:
HSO_ON_0:
HSO_ON_1:
HSO_ON_2:
                         DSW
                         DSW
                         DSW
                         DSW
RESULT_TABLE:
   RESULT 0:
RESULT 1:
RESULT 2:
                        DSW 1 889 028 T 80 788

DSW 028 1 8011011001 08A8202 028

DSW 1 780 788 8817 028
                         DSW
        RESULT 3:
     NXT_ON_T:
NXT_OFF_0:
NXT_OFF_1:
NXT_OFF_2:
                        DSW 1 ROLLOGIOS GRAHNOD OZE
DSW 1 ROLGOGIOS GRAHNOD OZE
                         DSW
                        DSW of sells willedoods mand sead
        COUNT:
                         DSL
                        DSW 1
   AD NUM: S DOOR
                                       ; Channel being converted
        TMP: MMS and
                         DSW
        LAST LOAD:
                        DSB
cseg
        AT 2000H
                start , Timer_ovf int
Atod done_int
start , HSI_data_int
HSO_exec_int
        DCW
        DCW
        DCW
cseq
        AT 2080H
                                ; Set Stack Pointer
start:
        LD
                SP, #100H
                AX
AX
        CLR
                               ; wait approx. 0.2 seconds for
wait:
        DEC
        JNE
                wait
                                ; SBE to finish communications
                AD_NUM SEC TIME, MAT ONE S
        CLRB
               PWM TIME 1, $080H est a $000HILLER , UAGL TRAI HSO PER, $100H HSO ON 0, $040H HSO ON 1, $080H HSO HSO ON 2, $000H
        LD III
        LD
        LD
        LD
        LD
        ADD
                NXT ON T, Timerl, #100H
```





```
LDB HSO_COMMAND, $00110110B
LD HSO_TIME, NXT_ON_T
                                                     ; Set HSO for timerl, set pin 0,1
                                                     , with interrupt
baonol al fournel NOPA nA
                                                       ; Set HSO for timerl, set pin 2 behalon a
LDB HSO COMMAND, $00100010B
ORB LAST LOAD, $00000111B ; Last loaded value was set all pins LDB INT MASK, $00001010B ; Enable HSO and A/D interrupts LDB INT PENDING, $00001010B ; Fake an A/D and HSO interrupt
                                                               off times to the HSO unit. Note that 6 state to
               EI
                        Port1, #00000001B
COUNT, #01
COUNT+2,zero
      loop:
                                                    ; set P1.0
               ADD
               ADDC
                         Port1, $11111110B ; clear P1.0
               ANDB
               BR
```

# Listing 4- (a. Initializing the A to 0 to PWM program

### Listing 4-1b. Interrupt Driven HSO Routine

```
HSO EXECUTED INTERRUPT
PUSHE
        ORB
                 Portl, #00000010B
                                         ; Set pl.1
        SUR
                 TMP, TIMER1, NXT_ON_T
TMP, ZERO
        CMP
                 set_off_times
        JLT
set_on_times:
                 NXT_ON_T, HSO_PER
HSO_COMMAND, #00110110B
HSO_TIME, NXT_ON_T
        ADD
        LDB
                                           ; Set HSO for timerl, set pin 0,1
        NOP
        NOP
        LDB
                 HSO_COMMAND, #00100010B
HSO_TIME, NXT_ON_T
                                             ; Set HSO for timerl, set pin 2
        LD
        ORB
                 LAST LOAD, #00000111B
                                             ; Last loaded value was all ones
        LDB
             PWM CONTROL, PWM TIME 1
                                                , Now is as good a time as any
                                                ; to update the PWM reg
        BR
                 check done
set off times:
        TRC
                 LAST_LOAD, 0, check_done
                                            ON 0 SELECT BOSA HOG
                 NXT_OFF_0, NXT_ON_T, HSO_ON_0
HSO_COMMAND, #00010000B , Set HSO for timer1, clear pin 0
HSO_TIME, NXT_OFF_0
        ADD
        LDB
        LD
        NOP
                 NXT_OFF_1, NXT_ON_T, HSO_ON_1
HSO_COMMAND, #00010001B , Set HSO for timer1, clear pin 1
HSO_TIME, NXT_OFF_1
        ADD
        LDB
        LD
        NOP
                 NXT OFF 2, NXT ON T, HSO ON 2 HSO COMMAND, \sqrt{0}00\overline{1}0010B ; Set HSO for timer1, clear pin 2 HSO TIME, NXT OFF 2
        ADD
        LDB
        T. D
        ANDB
                 LAST LOAD, $11111000B ; Last loaded value was all 0s
check_done:
                                         ; Clear Pl.1 1 40 039
        ANDB
                 Port1, #11111101B
        RET
```



```
Listing 4-1c. Interrupt Driven A to D Routine
     ATOD_done_int:
                    Portl, #00000100B ; Set P1.2
            ORB
             ANDB
                    AL, AD_RESULT_LO, $11000000B
                                                  ; Load low order result
                                                  ; Load high order result
; DL= AD NUM *2
                    AH, AD RESULT HI
DL, AD NUM, AD NUM
             T. D.B.
             ADDB
             LDBZE
                    AX, RESULT TABLE [DX]
                                           ; Store result indexed by DX
             ST
                    AL, #01000008 GROWNINGA RG-01 1-4 SWORT
             CMPB
                                   ; Round up if needed; Don't increment if AH=OFFH
             JNH
                    no rnd
AH, # OPPH
             CMPB
             INCB
                    AH
                AL, AH, golden ; Align byte and change to word and no nomenant a sauso
no_rnd: LDB
Also ad existes at a noll Ax, on TIME [DX]
        INCB AD NUM
                    AD_NUM, #03H
                                           ; Keep AD NUM between 0 and 3
            ANDB
next: ADDB AD COMMAND, AD NUM, $1000B ; Start conversion on channel
                                                 , indicated by AD_NUM register
them nums in response to
                    Port1, $11111011B
                                           ; Clear Pl.2
is usagog synchronize me
raceive process at the leading edge of the start
bit. The second receive ISR runs in response to an HSO generated software timer interrupt, this
```

The HSO routine shown in Listing 4-1b is slightly different than the one in section 3. All of the HSO lines turn on at the same time, only the turn-off-time is varied between lines. This action is what is most commonly required for multiple PWM outputs and simplifies the software. A comparison is made between Timer1 and the next HSO turn on time at the beginning of the routine. If the next turn on time has passed, then the on-times are loaded into the CAM, otherwise the off times are loaded.

The maximum number of events in the CAM at any given time is 7. This occurs when the first line to turn off does so, causing the off-times for all of the lines to be loaded. For two of the lines there will be an off-time, an on-time, and the just loaded off-time. The other line (the one that just turned off) will have only the on-time and the just loaded off-time.

A/D conversions are performed by the code in Listing 4-1c about every 60 microseconds, 42 for the conversion, the rest for overhead. The A/D routine sets up the HSO and PWM on and off times. Since the

A/D has a ten bit output, the most significant 8 bits are rounded up or down based on the least significant two bits.

# 4.2. SOFTWARE SERIAL PORT USING THE HSIO UNIT

There are many systems which require more than one serial port, an example is a system which must communicate with other computers and have an additional port for a local console. If the on-board UART is being used as an inter-processor link, the HSIO unit can be used to interface the 8096 to an additional asynchronous line.

Figure 4-1 shows the format of a standard 10-bit asynchronous frame. The start bit is used to synchronize the receiver to the transmitter; at the leading edge of the START bit the receiver must set up its timing logic to sample the incoming line in the center of each bit. Following the start bit are the eight data bits which are transmitted least significant bit first. The STOP bit is set to the opposite state of the START bit to




Figure 4-1. 10-bit Asynchronous Frame

guarantee that the leading edge of the START bit will cause a transition on the line; it also provides for a dead time on the line so that the receiver can maintain its synchronization.

The remainder of this section will show how a fullduplex asynchronous port can be built from the HSIO unit. There are four sections to this code:

C hos A neoword NOH ON gear ;

- Interface routines. These routines provide a procedural interface between the interrupt driven core of the software serial port and the remainder of the application software.
- Initialization routine. This routine is called during the initialization of the overall system and sets up the various variables used by the software port.

- Transmit ISR. This routine runs as an ISR (interrupt service routine) in response to an HSO interrupt interrupt. Its function is to serialize the data passed to it by the interface routines.
- 4. Receive ISRs. There are two ISRs involved in the receive process. One of them runs in response to an HSI interrupt and is used to synchronize the receive process at the leading edge of the start bit. The second receive ISR runs in response to an HSO generated software timer interrupt, this routine is scheduled to run at the center of each bit and is used to deserialize the incoming data.

The routines share the set of variables that are shown in Listing 4-2. These variables should be accessed only by the routines which make up the software serial

Listing 4-2. Software Serial Port Declarations

```
commonly required for multiple PWM outputs and ... a.2 SOFTWARE SERIAL PORT USING, THE
           VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT
There are many dystems which Parquire more than
rip
rcve buf:
                 equ 4
dsb 1 ; receive in progress flag
dsb 1 ; used to double buffer receive data
rcve_reg: dsb 1
                           ; used to descrialize receive
                 dsw 1 ; records last receive sample time
   sample_time:
                 dsw 1 ; Holds the output character+framing (start and , stop bits) for transmit process.
   serial out:
                                 Holds the period of one bit in units
   baud count:
                       of Tl ticks.
; Transition time of last Txd bit that was
   txd_time:
                 dsw 1
                          Smist 2:0 sent to the CAM by (to be mut by said and add and said said
   char:
                       for test only
                 dsb 1
COMMANDS ISSUED TO THE HSO UNIT
to sample the incoming line in the center of each bit
   mark command equ 0110101b ; timerl, set, interrupt on 5 space command equ 0010101b ; timerl, clr, interrupt on 5
   mark command
sample command equ 0011000b and software timer 07 bsorbevo of less end notation
up the HSO and FWM on and off times. Since the bit is set to the opposite state of the seject of the
```



port. The table also shows the declarations for the commands issued to the HSO unit. In this example HSI.2 is used for receive data and HSO.5 is used for transmit data, although other HSI and HSO lines could have been used.

The interface routines are shown in Listing 4-3. Data is passed to the port by pushing the eight-bit character into the stack and calling char\_out, which waits for any in-process transmission to complete and stores the character into the variable serial\_out. As

the data is stored the START and STOP bits are added to the data bits. The routine *char\_in* is called when the application software requires a character from the port. The data is returned in the *ax* register in conformance to PLM 96 calling conventions. The routine *csts* can be called to determine if a character is available at the port before calling *char\_in*. (If no character is available *char\_in* will wait indefinitely).

The initialization routine is shown in Listing 4-4. This routine is called with the required baud rate in the

the senar\_out register contains date then the least \* are shown in Listings 4-6a, 4-6b, and 4-6c respec-Listing 4-3. Software Serial Port Interface Routines

```
char out:
; Output character to the software serial port
                                    ; the return address
                  bx ; the character for output (bx+1), $01h ; add the start and stop bits bx, bx ; to the char and leave as 16 bit
         pop
         1db
         add so
                 bx,bx
wait for xmit:
         cmp
                  serial out,0
                                   ; wait for serial_out=0 (it will be cleared by
                  wait_for_xmit
bx,serial_out
         bne
                                  ; the hso interrupt process;
; put the formatted character in serial out
; return to caller
         br
csts:
csts:
; Returns "true" (ax<>0) if char_in has a character.
        clr figgs does snot at resonance to t 0, son filles
                 reve_state,0,csts_exit
         bbc
       inc bas ax - is is to be a said to a laitee
csts exit:
        ret
                                         basenco special basenco con
enis basenis and
erial port
char in:
; Get a character from the software serial port
                                    , wait for character ready
                 rove_state,0,char in , set up a critical region
         bbc
         pushf
                  rove state, #not (rxrdy)
         andb
         ldbze
                 al, rove_buf
                                    ; leave the critical region
         popf
```

Listing 4-4. Software Serial Port Initialization Routine

```
tup serial port:
Called on system reset to intiate the software serial port.
     pop
                           ; the return address
                          , the baud rate (in decimal)
, dx:ax:=500,000 (assumes 12 Mhz crystal)
     pop
1d
            dx, #0007h
 30 0010 0
            ax, # 0A120h
     divu
            ax.bx
                           ; calculate the baud count (500,000/baudrate)
             ax, baud count
            1db
     bbs
            1db
     1 d
     clrb
            rove reg
rove state
init receive and, setup to detect a start bit
     clrb
     clrb
     call
     br
```



stack; it calculates the bit time from the baud rate and stores it in the variable <code>baud\_count</code> in units of TIMER1 ticks. An HSO command is issued which will initiate the transmit process and then the remainder of the variables owned by the port are initialized. The routine <code>init\_receive</code> is called to setup the HSI unit to look for the leading edge of the START bit.

The transmit process is shown in Listing 4-5. The HSO unit is used to generate an output command to the transmit pin once per bit time. If the serial\_out register is zero a MARK (idle condition) is output. If the serial\_out register contains data then the least

significant bit is output and the register shifted right one place. The framing information (START and STOP bits) are appended to the actual data by the interface routines. Note that this routine will executed once per bit time whether or not data is being transmitted. It would be possible to use this routine for additional low resolution timing functions with minimal overhead.

The receive process consists of an initialization routine and two interrupt service routines, *hsi\_isr* and *software\_timer\_isr*. The listings of these routines are shown in Listings 4-6a, 4-6b, and 4-6c respec-

Listing 4-5. Software Serial Port Transmit Processy Contract Contr

```
nso_ss:
; Pields the hso interrupts and performs the serialization of the data.
; Note: this routine would be incorporated into the hso service strategy for an
caeg at 2006h dew hao iar , Set up vector
                                          cseg
                                          pushf
                                                                                     txd time, baud count serial out, 0 ; if character is done send a mark
                                          add
                                            cmp
                                                                                    send mark
serial out, 11 ; else send bit 0 of serial out and shift
send mark , serial out left one place.
                                          be
                                           shr
                                          bc
send space:
                                                                                    hso_command, space_command
hso_time, txd_time
hso_isr_exit
                                          1 d
                                                                                                                                                          ohac in:
1 Get a character from the software sector porc
                                          br
                                                                                                           command, smark_communities of the state of t
                                                                                    hso_command, #mark_command
hso_time, txd_time
                                          ldb
                                          1 d
hso_isr_exit:
                                          popf
                                          ret
Seject
```

Listing 4-6. Receive Process

Listing 4-6a. Software Serial Port Receive Initialization

```
init receive:
; Called to prepare the serial input process to find the leading edge of a start bit.

ldb ioc0, $000000000 ; disconnect change detector ldb hsi mode, $001000000 ; negative edges on HSI.2

flush_fifo:
    orb ios1_save,ios1
    bbc ios1_save,7,flush_fifo_done
    ldb al, hsi_status
    ld ax, hsi_time ; trash the fifo entry andb ios1_save, $not(80h) ; clear bit 7.
    br flush_fifo

flush_fifo_done:
    ldb ioc0, $000100000 ; connect HSI.2 to detector ret
```





```
and edistence doing ent b Listing 4-6b. Software Serial Port Start Bit Detect make at his neit ent wash
milse per revolution for Indexing purposes. Figure 4-2
hsi isr:
; FTelds interrupts from the HSI unit, used to detect the leading edge
; of the START bit
; Note: this routine would be incorporated into the HSI strategy of an actual process and strategy of an actual process.
SI JI S 70 Shalls care at 2004h C ASA hellouncock
care at 2004h C ASA hellouncock
man hall secondow a what termslet of eldicard
                                                   ; setup the interrupt vector
               csegoilsemoini emit bna notticeo eni
              pushf
dorg onlesses push
                       al, hsi status
                       sample time, hsi time al, 4, exit hsi ios0,7,$
ng metranically gener-
              bbc
ameldong ent The Broblems
                                                   , wait for room in HSO holding req
                                                     send out sample command in 1/2
                        ax, baud_count
erulen bexe enten side o
                       ax . 41
                                                   . hit time
                       sample time, ax
              1db
                       hso_command, #sample_command sample_time, hso_time
              1db 10c0, # 00000000b
1db ioc0, $\bar{0}0000000b \\ exit hsi:
                                                   ; disconnect hsi.2 from change detector
```

## ad haboning and half beam Listing 4-6c. Software Serial Port Data Reception

Varniech. The encoder has to the chully attached

Titman has started marketing their motors

popf

```
Software timer isr:
      ; Pields the software timer interrupt, used to describize the incomming data.

Note: this routine would be incorporated into the software timer stategy
       ; in an actual system.
                 cseg at 200ah
                           software_timer_isr
                 dcw
                                                           ; setup vector
                 pushf
                            iosl_save,iosl
iosl_save,#not(01h)
0,rcve_state,#0fch
                                                           ; clear bit 0; All bits except rxrdy and overrun=0
                 andb
                 andb
                 bne
                            process_data
                 start
                           hsi_status,5,start_ok
init_receive
                 call.
                 br
                            software_timer_exit
                 orb
                           rcve state, rip ; set receive in progress flag schedule_sample
                 br
       process_data:
                            rcve_state,7,check_stopbit
                           rcve_reg, $1
hsi_status, 5, datazero
rcve_reg, $80h ; set the new data bit
                 shrb
                 bbc
                 orb
       datazero:
                 addb
                            rove state, #10h ; increment bit count
                 br
                            schedule sample
      check_stopbit:
                            hsi_status, 5,$ ; DEBUG ONLY
                 bbc
                 1db
                           rcve_buf,rcve_reg
rcve_state,#rxrdy
                 andb
                           rcve_state, #03h ; Clear all but ready and overrun bits init_receive
                 cal1
                 br
                  sample
                bbs
                           1080,7,$
                                                ; wait for holding reg empty
                           hso_command, #sample_command
sample_time, baud_count
sample_time, hso_time
                 1db
                 add
                 st
      software times
```

6-39

int<sub>e</sub>l°

tively. The start bit is detected by the <code>hsi\_isr</code> which schedules a software timer interrupt in one-half of a bit time. This first sample is used to verify that the START bit has not ended prematurely (a protection against a noisy line). The software timer service routine uses the variable <code>rcve\_state</code> to determine whether it should check for a valid START bit, deserialize data, or check for a valid STOP bit. When a complete character has been received it is moved to the receive buffer and <code>init\_receive</code> is called to set up the receive process for the next character. This routine is also called when an error (e.g. invalid START bit) is detected.

Appendix C contains the complete listing of the routines and the simple loop which was used to initialize them and verify their operation. The test was run for several hours at 9600 baud with no apparent malfunction of the port.

## 4.3. INTERFACING AN OPTICAL ENCODER TO THE HSI UNIT

Optical encoders are among one of the more popular devices used to determine position of rotating equipment. These devices output two pulse trains with edges that occur from 2 to 4000 times a revolution.

Frequently there is a third line which generates one pulse per revolution for indexing purposes. Figure 4-2 shows a six line encoder and typical waveforms. As can be seen, the two waveforms provide the ability to determine both position and direction. Since a microcontroller can perform real time calculations it is possible to determine velocity and acceleration from the position and time information.

Interfacing to the encoder can be an interesting problem, as it requires connecting mechanically generated electrical signals to the HSI unit. The problems arise because it is difficult to obtain the exact nature of the signals under all conditions.

The equipment used in the lab was a Pittman 9400 series gearmotor with a 600 line optical encoder from Vernitech. The encoder has to be carefully attached to the shaft to minimize any runout or endplay. Fortunately, Pittman has started marketing their motors with ball bearings and optical encoders already installed. It is recommended that the encoder be mounted to the motor using the exact specifications of the encoder manufacturer and/or a good machine shop.




Figure 4-2. Optical Encoder and Waveforms

Digital filtering external to the 8096 is used on the encoder signals. The idealized signals coming from the encoder and after the digital filter are shown in Figure 4-3. The circuitry connecting the encoder to the 8096 requires only two chips. A one-shot constructed of XOR gates generates pulses on each edge of each signal. The pulses generated by Phase A are used to clock the signal from Phase B and vice versa. The hardware is shown in Figure 4-4. CMOS parts are used to reduce loading on the encoder so that buffers are not needed. Note that T2CLK is clocked on both edges of both filtered phases.

By using this method repetitive edges on a single phase without an edge on the other phase will not be passed on to the 8096. Repetitive edges on a phase can occur when the motor is stopped and vibrates or when it is changing direction. The digital filtering technique causes a little more delay in the signal at slow speeds than an analog filter would, but the simplicity trade off is worthwhile. The net effect of digital filtering is losing the ability to determine the first edge after a direction change. This does not affect the count since the first edge in both directions is lost.

If it is desired to determine when each edge occurs before filtering, the encoder outputs can be attached directly to the 8096. As these would be input signals, Port 0 is the most likely choice for connection. It would not be required to connect these lines to the HSI unit, as the information on them would only be needed when the motor is going very slowly.

The motor is driven using the PWM output pin for power control and a port pin for direction control. The 8096 drives a 7438 which drives 2 opto-isolators. These in turn drive two VFETs. A MOV (Metal Oxide Varistor, a type of transient absorber) is used to protect the VFETs, and a capacitor filters the PWM to get the best motor performance. Figure 4-5 shows the driver circuitry. To avoid noise getting into the 8096 system, the  $\pm$ 15 volt power supply is isolated from the 8096 logic power supply.

This is the extent of the external circuitry required for this example. All of the counting and direction detection are done by the 8096. There are two sections to the example: driving the motor and interfacing to the encoder. The motor driver uses proportional control




Figure 4-3. Filtered Encoder Waveforms





with some modifications and a braking algorithm. Since the main point of this example is I/O interfacing, the motor driver will be briefly described at the end of this section.

In order to interface to the encoder it is necessary to know the types of waveforms that can be expected. The motor was accelerated and decelerated many times using different maximum voltages. It was found




Figure 4-4. Schematic of Optical Encoder to 8096 Interface +15V 470 ₹ 75 P = IR9533 S HEXFET **₹ 10K** OC1 PWM 0.1 uF FORWARD (POWER) Z47A7 MOV 75 V 10K MOTOR ₹ 10K OC2 P2.7 D N = IR533 (DIRECTION) HEXFET PHASE A IS PHASE A CL (074 ED BY PHASE 8 \* 1/4 7438 PHASE BY IS PHA VOTE CLOCKED BY PHASE A

Figure 4-5. Motor Driver Circuitry



that the motor would decelerate smoothly until the time between encoder edges was around 100 microseconds. At this point the motor would either continue to decelerate slowly, or would suddenly stop and reverse. The latter case is the one that was most problematic.

After a brief overview, each section of the program will be described separately, with the complete listing included in the Appendix D. In order to make debugging easier, as well as to provide insight into how the program is working, I/O port 1 is used to indicate the program status. This information consists of which routine the program is in and under which mode it is operating. The main program sections are: Main loop, HSI interrupt, Timer 2 check, and Motor drive. There are also minor sections such as initialization, timer overflow handling, and software timer handling. Tying everything together is some overhead and glue. Where the glue is not obvious it will be discussed, otherwise it can be derived from the listings.

The program is a main loop which does nothing except serve as a place for the program to go when none of the interrupt routines are being run. All of the processing is done on an interrupt basis.

There are three basic software modes which are invoked depending on the speed of the motor. The modes referred to as 0, 1 and 2, in order from slowest to fastest operation. When the program is running the

operating mode is indicated by the lower 2 bits of Port 1, with the following coding:

P1.0	P1.1	Mode	Description
0	0	0	HSI looks at every edge
1	0	1	HSI looks at Phase A edges only
0	101.0	2	Timer 2 used instead of HSI
1	1	2	(Alternate form of above)

The example is easiest to see if mode 2 is described first, followed by mode 1 then mode 0. In mode 2 Timer 2 is used to count edges on the incoming signal. A software timer routine, which is actually run using HSO.0, uses the Timer 2 value to update a LONG (32-bit) software counter labeled *POSITION*. The HSO routine runs every 260 microseconds. The HSO.0 interrupt is used instead of an actual software timer because of the ability to easily unmask it while other software timer routines are running.

In the code in Listing 4-7, the mode is first determined. For the first pass ignore the code starting with the label <code>in\_mode\_1</code>. Starting with <code>in\_mode\_2</code> the counter is incremented or decremented based on bit zero of <code>DIRECT</code>. If <code>DIRECT.0=0</code> the motor is going backward, if it is a 1 the motor is going forward. Next the count difference is checked to see if it is slow enough to go into mode 1. If not the routine returns to the code it was running when the interrupt occurred.

rioliws of smillion OCH and on Listing 4-7. Motor Control HSO.0 Timer Routine at least a cultur BMILLINGAL

```
MOOR. Transferration of the contraction of the cont
SOFTMARE TIMER ROUTINE 0
ow are transferred than the transferred transferred to the control of the control
agien ainT andeleses AT 2280H from 101 200 UG
       hao_exec_int: Check mode - Update position in mode 2
 PUSHP
1db HSO COMMAND, #30H
  coming in so slowly that both HSI lines can be vib 100sH. Isantr. shirt cobing of edges, while
                                                                                                                                                                    port1,#00100000B
   ures lare the correct mode
                                                                                                                                                                                                                                                                                                                                                        checked. If this is the case then all of the light I bestern
 enterada / bns 01d bom
                                                                                                                                                                      Timer 2,TIMER2
Port1,1,in mode2
                                                in model:
                                                                                                         sub le
                                                                                                                                                                      tmpl, Timer 2, old t2
                                                                                                                                                                                                                                                                                                                                                        ; Check count difference in tmpl
                                                                                                          cmp
                                                                                                                                                                       tmp1,#2
     set mode0:
 ; if already in mode 0 ; Clear Pl.O, Pl.1 (set mode 0); enable all HST on add as in a set of the se
 at it show to 0 at mode 1) is
                                                                                                                                                                   last stat, zero
```

```
, get timer2 count difference
in mode 2:
                  delta_p,timer_2,tmr2_old
tmr2_old,timer_2
             sub
1d
             1bc
                    direct, 0, in rev
      in fwd: add
                     position, delta p
             addc
                     position+2, zero
                     chk mode
                    position, delta p
position+2, zero
      in_rev: sub
                                            Check count difference in tmpl
set model if count is too low
      chk mode:
             sub
                     tmpl, Timer 2, old t2
             cmp
                                           count (* 5 joien abvorg of as liew as reseas grid
                    end_swt0
ted pead sis describer
 set_model:
                                           ; Clear Pl.1, set Pl.0 (set mode 1)
                    Port1, $11111101B
Port1, $00000001B
lambe primoni orb
                    IOC0, 400000101B
                                           , enable HSI 0 and 1 and 1 managing of enillo
middle de factually non using
                    AMOJ E SISTON SUB-HEV
                    ; set up so (time-last2_time)>min_hsil on next HSI
clr hsi:
260 arcrossconds. The
                    ZERO, HSI TIME
andb iosl bak, #011111111B orb iosl bak, #011111111B
                                            The clear bit 7 who one combined womey
                                           ; If hai is triggered then clear hai
jbs diosl bak,7,clr hsi
     end_swt0:
                                           ; clear P1.5
                  old_t2,TIMER_2
port1,#11011111B
             1.4
benimistab tall andb
For the first pass innote the cost starting with the
```

If the pulse rate is slow enough to go to mode 1, the transition is made by enabling HSI.0 and HSI.1. Both of these lines are connected to the same encoder line, with HSI.0 looking for rising edges and HSI.1 looking for falling edges. The HSI\_TIME register is read to speed up clearing the HSI fifo and the LAST1\_TIME value is set up so the mode 1 routine does not immediately put the program into another mode. The HSI fifo is then cleared, the Timer2 value used throughout this routine is saved, and the routine returns.

ero of DIRECT, If DIRECT 0 = 0 the molet is going

This routine still runs in modes 0 and 1, but in an abbreviated form. The section of code starting with the label <code>in\_mode1</code> checks to see if the pulses are coming in so slowly that both HSI lines can be checked. If this is the case then all of the HSIs are enabled and the program returns. This routine is the secondary method for going from mode 1 to mode 0, the primary method is by checking the time between edges during the HSI routine, which will be described later.

The HSO routine will enable mode 0 from mode 1 if two edges are not received every 260 microseconds.

The primary method, (under the HSI routine), can only enable mode 0 after an edge is received. This could cause a problem if the last 2 edges on Phase A before the encoder stops were too close to enable mode 0. If this happened, mode 0 would not be enabled until after the encoder started again, resulting in missed edges on Phase B. Using the HSO routine to switch from mode 1 to mode 0 eliminates this problem.

Figure 4-6 shows a state diagram of how the mode switching is done. As can be seen, there are two sources for most of the mode decisions. This helps avoid problems such as the one mentioned above.

When either Mode 1 or Mode 0 is enabled the HSI interrupt routine performs the counting of edges, while the HSO routine only ensures that the correct mode is running. The routines for modes 0 and 1 share the same initialization and completion sections, with the main body of code being different.

The initialization routine is similar to many HSI routines. The flags are checked to ensure that the HSI fifo data is valid, and then the fifo is read. Next, the main body of code (for either mode 0 or mode 1) is






Figure 4-6. Mode State Diagram

value in Timer 2 is used to update POSITION. The

### Listing 4-8. Motor Control HSI Data Available Routine

```
This routine keeps track of the current time and position of the motor. The upper word of information is provided by the timer overflow routine.
        CSEG AT 2400H
now_mode_1:
no_intl:
                         in_mode_1
no_int
                                          ; used to save execution time for
                br
                                          , worst case loop
hsi data int:
                pushf
                pushr
port1, #01000000B
ios1 bak, #01111111B
ios1 bak, ios1
ios1 bak, 7, no int1
                                          ; set P1.6
        orb
        andb
                                          ; Clear iosl bak.7
        orb
                                          ; If hai is not triggered
        jbc
                                                                     then
                                          ; jump to no int
get values:
                timer 2,TIMER2
hsi_s0,HSI_STATUS,#01010101B
time, HSI_TIME
     35 11 03
        andb
        1 d
        jbs
                port1,0,now_mode_1
                                         ; jump if in mode 1
In_mode_0:
load lasts:
                tmr2 old, timer 2
ios1 bak, #01111111B
ios1 bak, ios1
ios1 bak, 7, no int
get_values
                                       ; clr bit 7 6.0.70016
       1.4
no_cnt; andb
        orb
        ibc
again: br
no int: andb
                port1, #10111111B
                                         : Clear Pl.6
        popf
                ; end of hsi data interrupt routine; Routine for mode 1 follows and then returns to "load lasts"
        ret
SEJECT
```

run. At the end time and count values are saved and the holding register is checked for another event. Listing 4-8 contains the initialization and completion sections of the HSI routine.

Listing 4-9 is the main body of the Mode 1 routine. Before any calculations are done in Mode 1, the incoming pulse period is measured to see if it is too fast or too slow for mode 1. The time period between two edges is used so that the duty cycle of the waveform will not affect mode switching. If it is determined that Mode 2 should be set, Port 1.1 is set, all of the HSI lines are disabled, and the HSI fifo is cleared. If Mode 0 is to be set all of the HSI lines are enabled and the variable LAST\_STAT is cleared. LAST\_STAT = 0 is used as a flag to indicate the first HSI interrupt in Mode 0 after Mode 1. After the mode checking and setting are complete the incremental value in Timer 2 is used to update POSITION. The

program then returns to the completion section of the routine.

There is a lot more code used in Mode 0 then in Mode 1, most of which is due to the multiple jump statements that determine the current and previous state of the HSI pins. In order to save execution time several blocks of code are repeated as can be seen in Listing 4-10. The first determination is that of which edge had occurred. If a Phase A edge was detected the LAST1\_TIME and LAST2\_TIME variables are updated so a reference to the pulse frequency will be available. These are the same variables used under Mode 1. A test is also made to see if the edges are coming fast enough to warrant being in Mode 1, if they are, the switch is made. If the last edge detected was on Phase B, the information is used only to determine direction.

Listing 4-9. Motor Control Mode 1 Routines

```
; mode 1 HSI routine
In mode 1:
                                           tmp1, hs1_s0, #01010000Barns assault 4 4000 its
                     andb
                                          no_cnt ; Procedure which sets mode 1 also
                      jne
cmp time:
                                                                                        sets times to pass the tests
      ld last1 time, time
                                           lastl_time, time
cmpl: aub tmpl,time,last2_time
cmp tmpl,min hail
jh check_max_time
                                          set_mode 2:
                    orb
                      ldb
mt_hsi: ld
                      andb
                      orb
                                            iosl_bak,iosl
iosl_bak,7,mt_hsi , If hsi is triggered then clear hsi
                      jbs
                                                                                     at the state state to other state at the sta
                                            done chk
check_max_time:
                                            tmpl, time, last2_time
                                                                                                           ; max hsi = addition to min hsi for
                    sub
                                           tmpl,max_hsil
                      cmp
                                                                                                           ; total time
                     jnh
                                           done_chk
set mode 0:
                                           Portl, #11111100B rack ; clear Pl.O.1 set mode 0)
IOCO, #01010101B ; Enable all HSI
                      andb
                                            IOC0, #01010101B
                      1db
                      1db
                                           last_stat,zero
done chk:
                                         delta_p,timer_2,tmr2_old ; get timer2 count difference direct,0,add_rev position,delta_p position+2,zero load_lasts
                     sub
                     jbc
add fwd:
                     add
                      addc
                    br
                                           position, delta_p
add rev:
                    sub
                     subc
                                            position+2, zero as supresent asso led to one
 "what bree at load lasts as and evolid I about to be rose
$eject
```



```
notice of beines and of flyuone Listing 4-10. Motor Control Mode 0 Routines and accompanies about 198A
  that the power to it should be reversed, fie, enter the
  Braking mode). If the :00 som nity close to the po-
 jbs hsi s0,0,a rise
jbs hsi s0,2,a fall
                                     beleine a spom nojbs a blhsids 0, 4, birise
                                                                                                                                  jbs
                                                                                                                                                                              hsi s0,6,b fall
                                                                                                                                  br
                                                                                                                                                                              no cnt
                                                                                                                                                                                                                                                                           time in Mode 0 after being in Mode 1, the Mode 1
 Agent to the vaccine and artise: 1d last2 time, last1 time and time and the vaccine and the vaccine and time. The vaccine and time, last2 time and vaccine and time. The vaccine and vacci
  heaten vited no beprano vith and netst state AA
in set model-
misses model-
mi
                                                                                                                                                                             modead to shown in Figure 4-7
cmpb last_stat,zero pd sel chi della i nwork about o nolloss
je first time ; first time in mode0

and one besse sirewed ober nousking-err in goden and one of goden one of goden one
bigo rolon ent ea fall: 1d oin last2 time, last1 time and about noises from ent award dil-k al lounce largem amos 11d, and last2 time, last2 time beauties a rolon ent of beingue ed of reword time, and the companion of time, and had also been also beauties at time and time.
                                                                                                                                                                              tst_statf
 edT egal al beoler branch in he is to model-
  e productive integral control by in-
                                                                                                                                                                              IOCO, 100000101B , Enable HSI 0 and 1
 boneg emit ylave tat statf:
                                                                                                                                  1 d b
                                                                                                                                 jbs
                                                                                                                                                                              last_stat, 4, going_fwd
                                                                                                                                                                              last_stat,6,going_rev
last_stat,0,change_dir
last_stat,zero
                                                                                                                                  jbs
                                                                                                                                  cmpb
                                                                                                                                                                              first time ; first time in modeO inp err
                                                                                                                       o je
                                                                                                                                                                             last_stat,0,going_fwd
last_stat,2,going_rev
last_stat,6,change_dir
last_stat,zero
first_time
inp_err
                                                                                    b_rise: jbs
                                                                                                                                  jbs
                                                                                                                                  cmpb
                                             risting in the line in the contract of the con
                                                                                                                                                                             last_stat,2,going_fwd
last_stat,0,going_rev
last_stat,4,change_dir
last_stat,zero
first_time
                                                                                    b fall: jbs
                                                                                                                                  ibs
                                                                                                                                  cmpb
                                                                                                                                                                                                                                                                                                                   ; first time in mode0
                                                                                                                                                                              inp_err
                                                                                                                                 br
                                                                                    first time:
                                                                                                                                                                              ; add delta position
                                                                                                                               br
                                                                                      inp err:
                                                                                                                                                                              no int vib (1988, 1988) and int
                                                                                                                              br
                                                             PORT 2, # 01000000B
                                                                                                                                                                                                                                                                                                               ; set P2.6
; direction = forward
                                                                                                                          orb
1db
                                                                                                                                                                              direct, #01
                                                                                                                                                                             position, #01
                                                                                                                                add
                                                                                                                                addc
                                                                                                                                                                              position+2, zero smil ded alla sala stat
                                                                                                                               br
                                                                                   going_rev:
                                                                                                                       andb
1db
                                                                                                                                                                              PORT 2, $1011111118 clear P2.6 direct, $00 rection = reverse
                                                                                                                                                                             direct, #00
position, #01
position+2, zero
                                                                                                                                sub
                                                                                                                       subc
                                                                      cist_stat: "Tide daining defined by the solution of the soluti
                                                                    st stat:
```



After mode correctness is confirmed and the see if the motor is close enough to the desired location LASTx\_TIME values are updated the LAST\_STAT (Last Status) variable is used to determine the current direction of travel. The POSITION value is then updated in the direction specified by the last two edges and the status is stored. Note that the first time in Mode 0 after being in Mode 1, the Mode 1 done\_chk routine is used to update POSITION, instead of the routines going\_fwd and going\_rev from the Mode 0 section of code. The completion section of code is then executed.

Providing the PWM value to drive the motor is done by a routine running under Software Timer 1. The first section of code, shown in Listing 4-11a, has to do with calculating the position and time errors. Listing 4-11b shows the next section of code where the power to be supplied to the motor is calculated. First the direction is checked and if the direction is reverse the absolute value of the error is taken. If the error is greater than 64K counts, the PWM routine is loaded with the maximum value. The next check is made to

that the power to it should be reversed, (ie. enter the Braking mode). If the motor is very close to the position or has slowed to the point that is likely to turn around, the Hold\_Position mode is entered.

The determination of which modes are selected under what conditions was done empirically. All of the parameters used to determine the mode are kept in RAM so they can be easily changed on the fly instead of by re-assembling the program. The parameters in the listing have been selected to make the motor run, but have not been optimized for speed or stability. A diagram of the modes is shown in Figure 4-7.

In the Hold\_Position mode power is eased onto the motor to lock it into position. Since the motor could be stopped in this mode, some integral control is needed, as proportional control alone does not work well when the error is small and the load is large. The BOOST variable provides this integral control by increasing the output a fixed amount every time period

Listing 4-11. Motor Control Software Timer1 Routine

Listing 4-11a, Motor Control Software Position Counter

```
SOFTWARE TIMER ROUTINE 1
CSEG AT 2600H
swtl_expired:
       Pushf
        orb
               port1, $10000000B ; set port1.7
       ldb
               int_mask, #00001101B , enable HSI, Tovf, HSO
       1db
               HSO COMMAND, # 39H
               HSO_TIME, TIMER1, swtl_dly
       add
       1 d
               time_err+2,des_time+2 ; Calculate time & position error
               1 d
       sub
       subc
               pos_err,des_pos,position+2
pos_err+2,position+2
pos_err+2,position+2
pos_err+2,position+2
       sub
       subc
       Eleviol + notionally
               time_delta,last_time_err,time_err
       sub
               pos delta, last_pos_err, pos_err 1,5 mmos
               last pos err, pos err
               Time err = Desired time to finish - current time
11111
               Pos err = Desired position to finish - current position
Pos delta = Last position error - Current position error
Time delta = Last time error - Current time error
11111
                  note that errors should get smaller so deltas will be positive for forward motion (time is always forward)
11111
```

```
"lotni
```

```
Listing 4-11b: Motor Control Power Algorithm
        chk dir:
                         pos_err+2,zero
go_forward
                 cm p
                jge
        go backward:
                         pos_err ;
pwm_dir,#00h
pos_err+2,#0ffffH
                neg
1db
                                         ; Pos err = ABS VAL (pos err)
                 cmp
                          ld max
                 ine
                          chk brk
        go forward:
                          pwm_dir, # 01H
                 cmp
                         pos err+2, zero
chk brk
                 je
        ld max: ldb
                         pwm_pwr,max_pwr
chk_sanity
        Chk brk:
                                          ; Position Error now = ABS (pos err)
                         pos_err,pos_pnt hold_position , position_error<position_control_point
                cmp
                 jnh
                          pos_err,brk_pnt
ld max
                 cmp
                                         ; position_error>brake_point
braking:
                         pos_delta,zero
chk_delta
pos_delta
art to loutnoo ragoigeza
                 neg
                                                   ; velocity = pos_delta/sample_time
; jmp if ABS(velocity) < vel_pnt
chk delta:
                         pos_delta,vel_pnt
hold_position
                cmp
                 jnh
                         brake: 1db
                 1db
                 notb
                 ldb
                         pwm_dir,tmp
                         1d_pwr | sides rog of | president well | position hold mode one
            actabras a
        Hold_position:
                         pos_err, #02
calc_out
tmp+2
                cmp
                 jh
                                         ; if position error < 2 then turn off power
                clr
                         boost
                BR
                         output
        calc_out:
                         tmp,max_hold, #255
tmp,pos_err
pos_delta,zero
pos_delta,zero
                mulub
                mulu
                cmp
                         boost, #04
                ne
                 add
                                                   ; Boost is integral control
                         tmp+2,boost
                add
                                                   ; TMP+2 = MSB(pos_err*max_hold)
                         tmprz, book
ck_max

ols#, 1*eug sek
boost
                br
                         boost
tmp+2,max hold
        no_bst: clr
       ck_max: cmp
                         output
tmp+2,max hold
       maxed:
                1 d
       output: 1db
                         pwm_pwr,tmp+2
       chk_sanity:
                         1d pwr
       ld_pwr:
                         rpwr,pwm_pwr
                1db
                         rpwr
pwm_dir,0,p2fwd
                notb
                jbs
       p2bkwd: DI
                         port2,#01111111B
pwm_control,rpwr
                andb
1db
                                                   1 clear P2.7
                EI
       p2fwd:
                DI
                         port2, #10000000B ; pwm_control, rpwr
                orb
                                                  ; set P2.7
                1db
                EI
```






Figure 4-7. Motor Control Modes

in which the error does not get smaller. Once the error does get smaller, usually because the motor starts moving, BOOST is cleared.

A sanity check can be performed at this point to double check that the 8096 has proper control of the motor. In the example the worst that can happen is

Listing 4-12. Motor Control Next Position Lookup

```
pwrset:
                         time err+2,zero ; do pos_table when err is negative end \bar{p} end \bar{p} on a final sequence.
              cmp
               jgt
              br
    111
ravog 110 ccmp
                         nxt_pos, (32+pos_table)
              jlt
ld
                         get_vals
nxt_pos, pos_table
                                                          ; jump if lower
              clr
   get vals:
                         des_pos, [nxt_pos]+
des_pos+2, [nxt_pos]+
des_time+2, [nxt_pos]+
              1 d
              1 d
                         max_pwr,[nxt_pos]+
max_brk,max_pwr
des_pos,offset
des_pos+2,zero
               1 d
              14
              add
              adde
                         last_pos_err,des_pos,position
              sub
    end_p: andb
                         port1, #01111111B
                                                          ; clear Pl.7
              popf
   pos_table:
              dcl
                         00000000H
0020H, 0080H
                                               , position 0
                                               next time, power
              dcw
              dcl
                          0000c000H
                                               position 1
                         0040H, 0040H
00000000H
              dew
                                                  next time,
              dcl
                                                 position 2
                         0060H, 00c0H
0FFF8000H
                                               next time, power; position 3
              dcw
              dcl
              dcw
                         0080Н, 0080Н
                                               ; next time, power
              dcl
                         00000800Н
                                               ; position 4
              dcw
                         0058Н, 0080Н
                                                 next time, power position 5
              dcl
                         00003000Н
                         0070H, 00ffH
00000000H
                                               ; next time, power ; position 6
              dcw
              dcl
                                               ; next time, power
; position 7
; next time, power
                         0090H, 00f0H
00000000H
              dcw
              dcl
                         0091H, 00f0H
```



the prototype will need to be reset, so the sanity check was not used. If one were desired, it could be as simple as checking a hardware generated direction indicator, or as complex as checking motor condition and other environmental factors.

After all checks have been made, the power value is loaded to the RPWR register using a software inversion to compensate for the hardware inversion. Direction is determined next and the power and direction are changed in adjacent instructions with interrupts disabled to prevent changing power without direction and vice versa.

To exercise the program logic the desired position is changed based on the time value using the code and

lookup table shown in Listing 4-12.

The remaining sections of the program are relatively simple, but worth discussing briefly. The initialization routine initializes the I/O features and places several variables from ROM into RAM. Having these variables in RAM makes it easier to tweak the algorithm. Timer1 is expanded into a 32-bit timer by the interrupt routine shown in Listing 4-13.

Software timer overhead is handled by the routine shown in Listing 4-14. In this routine the status of each timer bit is checked in a shadow register. If any of the timers have expired the appropriate routine is called.

Listing 4-13. Motor Control Timer Interrupt Routine

adwissible and policy Listing 4-14. Motor Control Software Timer Interrupt Handler and color if MARI Ismos

```
SO SMOOTH IN SOPTWARE TIMER INTERRUPT SERVICE ROUTINE
CSEG AT 2220H BOW DOOR ST
Siplement soft thr int: Swol s ash reboone na
oe abom out and a pushf
                       losl_bak,IOS1
soom owichk swt0:swff
                       ios1_bak,0,chk_swt1
ios1_bak, 11111110B
swt0_expired
show send and mondb sux
                                             ; Clear bit 0 - end swt0
       thk swtleall
                       ios1_bak,1,chk_swt2
ios1_bak,#11111101B
               jbc
                                             of Clear bit 1 000 stew aspoons and to pruote
               andb
       chk_swt2;
                       swtl_expired
                       iosl_bak,2,chk_swt3
              jbc
                                             ; Clear bit 2 west about most printing north
                   iosl bak fill111011B
                       ios1_bak,4,swt_int_done
ios1_bak,#111101111B
swt3_expired
               andb
                                             ; Clear bit 3 and about to not not your off of notify
toennoo o; worl asicali
swt int done:
                                            alternate were made, one of which could be used
UngoqT Ing system, Note
and washed nave and tet some; END OF SOFTWARE TIMER INTERRUPT ROUTINE of some of the S. astron
       Seject
```

### Listing 4-15: Motor Control Software Timer 2 Routine of been like acytological

```
CONSTRUCTION OF THE ROUTINE 2
 routine initializes the FO leatures and places several variables from ROM into TAM I leving these varia-
 mrimog swt2 expired: pushf pushf ni seld
port1, # 00000100B
                                                                                                                                    set portal.2 and bas twen benimesteb at notices
                                         orb
 cmp out ptr, #7ffH
shown in the state of this routine the status of
 each timer bit is checked in a shadsentalugar if any
                                             bc tr_col,0,swt2_done
ad to a solution of the second of the second
                                                               position+2, [out_ptr]+
position, [out_ptr]+
                                                                                                                                    ; position high, position low
                                         st
                                         st
                                                                direct, [out_ptr]+
pwm pwr, [out_ptr]+
                                                                                                                                    , store 8 bytes externally
                   swt2 done:
                                        sub
                                                                 tmpl, timerl, last1 time
                                         cmp
                    ....jnh
                                                                                                     , keep (time_last4_time) < 7000H
                                                                swt2 ret
                                                                lastl_time, #1000H
                   add
                   swt2 ret:
                                                                                                                                   ; clear portl.2 HOSES TA DESC
                                         andb
                                                                 port1, #11111011B
                                         popf
                                          ret
                                                                                                                             los) bak, 108 toc done time 2
```

The last routine, shown in Listing 4-15, is the Software Timer 2 routine which outputs some variables to external RAM. It also keeps LAST1\_Time within 1800H of Timer1 to prevent overflows from occurring when the Mode 0 and Mode 1 software check this variable.

A complete listing of the program as it is used in our lab can be found in Appendix D. For a given motor or encoder it will probably be necessary to change some of the time constants on the first page of the listing. With the motor used in our experimentation, pulses are missed from time to time when direction changes quickly. If the motor were not as fast to turn around or the encoder were mounted better these problems should disappear. The missing pulses occur when switching from Mode 1 to Mode 0, other than that no anomalies were found in the lab.

Prior to the version of code just discussed, several attempts were made, one of which could be used under certain constraints. It is possible to use only modes 2 and 0 to monitor the encoder, provided the

encoder always operates smoothly and provides at least 200 microseconds between the last several edges of Phase A before reversing. This idea was originally tried because the motor was not characterized thoroughly at first, and caused problems because of the motors tendency to stop suddenly when its speed was low.


If an encoder has a lower line count and therefore more time between output pulses the two mode solution can be used. The software for the two mode version can be easily extracted form the three mode version, so it will not be presented.

#### 5.0 HARDWARE EXAMPLE

#### 5.1. EPROM ONLY MINIMUM SYSTEM

The diagram in Figure 5-1 illustrates how to connect an 8096 in a minimum configuration system. Either 2764s or 27128s can be used in the system. Note that the lower EPROM contains the even bytes while





the upper one contains the odd bytes, and the addressing is not fully decoded. This means that the addressing on a 2764 will be such that the lower 4K of each EPROM is mapped at 0000H and 4000H

while the upper 4K is mapped at 2000H. If the program being loaded is 16 Kbytes long the first half is loaded into the second half of the 2764s and vice versa. A similar situation exists when using 27128s.




Figure 5-1 (2 of 2).

This circuit will allow most of the software presented in this ap-note to be run. In a system designed for prototyping in the lab it may be desirable to buffer the I/O ports to reduce the risk of burning out the chip during experimentation. One may also want to enhance the system by providing RC filters on the A to D inputs, a precision VREF power supply, and additional RAM.

### 5.2. PORT RECONSTRUCTION

If it is desired to fully emulate a 8396 then I/O ports 3 and 4 must be reconstructed. It is easiest to do this

if the usage of the lines can be restricted to inputs or outputs on a port by port rather than line by line basis. The ports are reconstructed by using standard memory-mapped I/O techniques, (ie. address decoders and latches), at the appropriate addresses. If no external RAM is being used in the system then the address decoding can be partial, resulting in less complex logic.

The reconstructed I/O ports will work with the same code as the on chip ports, The only difference will be the propagation delay in the external circuitry.



#### 6.0 CONCLUSION

An overview of the MCS-96 family has been presented along with several simple examples and a few more complex ones. The source code for all of these programs are available in the Insite Users Library using order code AE-16. Additional information on the 8096 can be found in the Microcontroller Users Manual, and it is recommended that this book be in your possession before attempting any work with the MCS-96 family of products. Your local Intel sales office can assist you in getting more information on the 8096 and its hardware and software development tools.

#### 7.0 BIBLIOGRAPHY

- MCS-96 Users Manual (1984), Intel Corporation, 1983.
   Order number 230883-001
- MCS-96 Macro Assembler User's Guide, Intel Corporation, 1983.
   Order number 122048-001
- Microcontroller Handbook (1985), Intel Corporation, 1984.
   Order number 210918-002
- MCS-96 Utilities User's Guide, Intel Corporation, 1983.
   Order number 122049-001
- PL/M-96 User's Guide, Intel Corporation, 1983.
   Order number 122134-001



			NA COLUMN CAR ANDREA OF BLOCK AND COLUMN AND CARD
			WY WY THE PART OF MOTE BY
			FO WE IN VALVED
			1972 SEESELIASTS CTATORS WY BR K
			NIALES AND DESK DR D
			FORG EGED WICH WEERE ABIDS
			1
			0000
			B 1
			E
			1 Z . Vegnal labng Asyns
			C
14		M TUELFAC	E
			S - S -
7	# THEFT DE DENIGHT INC.)	SAP TMC !	Include damo definitions
		Beupild c	8059 Westernin code to trante joons and restablished

# APPENDIX A BASIC SOFTWARE EXAMPLES

### A.1. Table Lookup 1

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0

SOURCE FILE: :F3: INTER1. A96 OBJECT FILE: :F3: INTER1. OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT	LINE	SOURCE STATEMENT
	1	\$TITLE('INTER1 A96: Interpolation routine 1')
	2	;;;;;; 8096 Assembly code for table lookup and interpolation
	3	
	4	\$INCLUDE(:FO:DEMO96.INC) ; Include demo definitions
	=1 5	\$nolist ; Turn listing off for include file
	=1 53	; End of include file
	54	
0022	55	RSEG at 22H
	56	
0022	57	IN_VAL: dsb 1  ; Actual Input Value
0024	58	TABLE_LOW: dsw 1
0026	59	TABLE_HIGH: dsw 1
0028	60	IN_DIF: dsw 1 ; Upper Input - Lower Input
0028	61	IN_DIFB equ IN_DIF : byte
002A	62	TAB_DIF: dsw 1 ; Upper Output - Lower Output
002C	63	OUT: dsw 1
002E	64	RESULT: dsw 1
0030	65	OUT_DIF: dsl 1 ; Delta Out
	66	
	67	
2080	- 68	CSEG at 2080H
	69	
2080 A1000118	70	LD SP, #100H
	71	
2084 B0221C	72	look: LDB AL, IN_VAL ; Load temp with Actual Value
2087 18031C	73	SHRB AL, #3 ; Divide the byte by 8
208A 71FE1C	74	ANDB AL, #11111110B; Insure AL is a word address
	75	; This effectively divides AL by 2
	76	; so AL = IN_VAL/16
	77	
208D AC1C1C	78	LDBZE AX, AL ; Load byte AL to word AX
2090 A31D002124		LD TABLE_LOW, TABLE [AX] ; TABLE_LOW is loaded with the value
	80	; in the table at table location AX
	81	

2095	A31D022126	82		LD	TABLE_H	IGH, (T	ABLE+2)[		; TABLE_HIGH is loaded with the
		83						- 1	value in the table at table
		84							location AX+2
		85						1231	(The next value in the table)
		86							
209A	4824262A	87		SUB	TAB DI	F, TABL	E HIGH,	TABLE	LOW and value sable at locasion Ax
	VGIDOOSISP	88			TABLE		TABLET	E THE	TAB_DIF=TABLE_HIGH-TABLE_LOW
		89							
209F	510F2228	90		ANDB	IN DIF	B, IN V	AL, #OFH	p it sis	IN_DIFB=least significant 4 bits
	010. 2220	91						1 1	of IN_VAL
2042	AC2828	92		LDBZE	IN DIF	, IN DI			Load byte IN_DIFB to word IN_DIF
	AYEEIC	93		ANDB					15 3 Word address
	FE4C2A2B30	94		MUL					
	905v1C	95	TOOK:						Output_difference =
		96			***				Input difference*Table difference
2000	0E0430	97		SHRAL	OUT DI	F, #4			Divide by 16 (2**4)
ZUNN	020430	98							
20AD	4424302C	99		ADD	OUT, O	UT DIF.	TABLE L	OW ;	Add output difference to output
LUTTE	11210020	100						1	generated with truncated IN_VAL
		101						. ;	as input
20B1	0A042C	102		SHRA	DUT, #	4		,	Round to 12-bit answer
	A4002C	103		ADDC				,	Round up if Carry = 1
0050		104		DOLL .					
	COZEZC	105	no inc:		DUT, R				Store OUT to RESULT
0054		106		IN DIF					
20BA		107		BR				,	Branch to "look: " common to common to
0039		108		TABLE					
		109							
2100		110	cseq	AT 2100	Н				
0039		111	BREG 3						
	000000200034004C	112	table:		0000H	2000H	3400H	4C00F	A random function
	005D006A00720078	113	Cable.				7200H		
	007B007D0076006D	114					7600H		
	005D004B00340022	115							Lintitons
2120		116		DCW	1000H	1230111	0.00111		ANT THE PLANT
2120	0010	117							
2122		118							
2122		110	LIND						

BAECT FILE F3 THIERS OBJ

SERIES-111 MCS-96 MACRO ASSENDLER, VI

## A.2. Table Lookup 2

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F3:INTER2.A96
OBJECT FILE: :F3:INTER2.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC	OBJECT	LINE	SO	URCE STATEMENT
	COMPLETED. NO EF			'INTER2. A96: Interpolation routine 2')
		2		8096 Assembly code for table lookup and interpolation
		4		Using tabled values in place of division
		1 5		DCM. IDDON
		6		E(:FO:DEMO96.INC) i Include demo definitions
		=1 7	\$nolist	; Turn listing off for include file
		=1 55		End of include file
		56	00010	DCH 0000H, 2000H, 3400H, 4000H . A random function
002		57	RSEG a	t 24H
5100		58		W. S100H
002		59		IN_VAL: dsb 1 ; Actual Input Value TABLE LOW: dsw 1 ; Table value for function
002	5 3 5108	60		TABLE_LOW: dsw 1 ; Table value for function TABLE INC: dsw 1 ; Incremental change in function
002		61		IN_DIF: dsw 1 ; Upper Input - Lower Input
	02A SESC.	63		
002		64		IN_DIFB on use equ IN_DIF : byte on to seeming of the seeming of t
	V4005C	65		RESULT: GALL ISLINGS 1 MANUA AS TA COLAN TO
	0 040426	66		OUT_DIF: dsl 1 ; Delta Out
		67		as tubos
		68		, generated with truncated IN VAL
208	0 49543050	69		2080H Only One Dir lyste row   was onebut difference to output
		70		
208	O A1000118	71		LD SP, #100H ; Initialize SP to top of reg. file
		72		LDB AL, IN VAL ; Load temp with Actual Value
	4 B0241C 7 18031C	73		LDB AL, IN_VAL ; Load temp with Actual Value SHRB AL, #3 ; Divide the byte by 8
	7 18031C	75		ANDB AL, #11111110B; Insure AL is a word address
	VC SEISE	76		This effectively divides AL by 2
		77		; so AL = IN VAL/16
208	D ACICIC	78		LDBZE AX, AL B IM AND Load byte AL to word AX and byte ac to word ax
		79		The same and the s
209	A31D002126	80		LD TABLE_LOW, VAL_TABLE[AX]; TABLE_LOW is loaded with the value
		81		and lys plan lyone light lyg in the value table at location AX
		82		
209	5 A31D222128	83		LD TABLE_INC, INC_TABLE[AX]; TABLE_INC is loaded with the value
		84		; in the increment table at
		85		; location AX+2 aggs as caps
		86		ID IMPLE MICH (IMPLE SIGNX) I IMPLE HIGH TO loaded with the

```
IN_DIFB, IN_VAL, #OFH ; IN_DIFB=least significant 4 bits
                                     ANDB
209A 510F242A
                                                             THE OF IN VAL
                          89 Load byte IN_DIFB to word IN_DIFB
209E ACZAZA
                          91 DIE MUL VER OUT_DIF, IN_DIF, TABLE_INC
20A1 FE4C282A30
                                                                ; Output_difference =
                          92
                          93 TABLE DIF TABLE HIGH-TABLE LOW
                                                                  ; Input_difference*Incremental_change
                          94
                          95
                                             OUT, OUT_DIF, TABLE_LOW; Add output difference to output
20A6 4426302C
                                      ADD
                          96 IVERE HIGH-IVERE(IERS+I)) As IDS COOR MONING generated with truncated IN_VAL
                                                     To It "TEMP" was ras inboth "BAR(IN VAL. 4)" "
                                                                 ; Round to 12-bit answer
                                             OUT, #4
                                 SHR
20AA 08042C
                          99 III ADDC OUT, zero en 10 pe most Round up if Carry = 1 IM AVT +
20AD A4002C
                         100
20B0 C02E2C
                         101
                              no_inc: ST
                                             OUT, RESULT
                                                                  ; Store OUT to RESULT
                                                                  ; Branch to "look: "
20B3 27CF
                         102
                             DIAL BR
                                             look
                              PROCEDURE (A. B) LONGINI EXTERNAL,
DECLARE (A. B) INTEGER:
                         103
                         104
2100
                         105 cseg AT 2100H
                         106
                         107 val_table:BQOH 3400H 5500H
2100
                             2300H DCW 0H 0000H, 2000H, 3400H, 4000H ; A random function
2100 0000002000340040
                         108
2108 005D006A00720078
                         109
                                2000 DCW 5DOOH, 6AOOH, 7200H, 7800H
                              DOGGH DCWOOH
                                             7800H, 7000H, 7600H, 6000H
2110 007B007D0076006D
                         110
                         111 VEE JVETE DCW
                                             5DOOH, 4BOOH, 3400H, 2200H
2118 005D004B00340022
2120 0010
                         112
                               DCW
                                             1000H
                         113 inc_table:
                         114 DE DEW
2122 0002400180011001
                                             0200H, 0140H, 0180H, 0110H
                                                                          ; Table of incremental
212A D000800060003000
                         115 WE BERN LDCW
                                             OODOH, 0080H, 0060H, 0030H
                                                                           ; differences
                         116 VEE DOL DCW
117 VEE LYBIE DCW
                                             00020H, OFF90H, OFF70H, OFF00H
2132 200090FF70FF00FF
213A EOFE90FEE0FEE0FE
                                             OFEEOH, OFEEOH, OFEEOH
                         118 ARE TABLE HIGH
                         119 END BE TOM
2142
```

/\* PLM-95 CODE FOR TABLE LOOK-UP AND INTERPOLATION \*/

COMPILER INVOKED BY PLMSA BA FD PLMEXI P96 CODE

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

L3. PLM-98 Code with Expansion

\$TITLE('PLMEX1: PLM-96 Example Code for Table Lookup')

/\* PLM-96 CODE FOR TABLE LOOK-UP AND INTERPOLATION \*/

```
PLMEX:
                                       2 1
                                                                 DECLARE IN_VAL
                                                                                                                       WORD
                                                                                                                                                   PUBLIC;
                                       3 1
                                                                 DECLARE TABLE LOW
                                                                                                                                                   PUBLIC;
                                                                                                                      INTEGER
                                                                 DECLARE TABLE HIGH
                                                                                                                    INTEGER
                                                                                                                                                   PUBLIC;
 STOW EGHENOLEEGLES GLET
                                                                 DECLARE TABLE_DIF INTEGER PUBLIC:
 5135 5000A0EE VOLE60EE1
                                                                 DECLARE OUT DOM
                                                                                                               INTEGER PUBLIC:
 515V 800080000000070001
                                                                                                            LONGINT OF PUBLICAN OFFICE A THE SERVICE OF THE SER
                                                                 DECLARE RESULT
 5/55 60054001600180011
                                                                 DECLARE OUT_DIF
                                 9 1
                                                                 DECLARE TEMP
                                                                                                                       WORD
                                                                                                                                                   PUBLIC;
 5118 0020000000000001
                                                                 DECLARE TABLE(17)
                                                                                                                    INTEGER DATA
                                                                                   0000H, 2000H, 3400H, 4C00H, /* A random function */
                                                                                   5DOOH, 6AOOH, 7200H, 7800H, 3500H
                                                                                  7800Н, 7000Н, 7600Н, 6000Н, 3400Н 4000Н 4 4 4400 4 604 600
                                                                             5D00H, 4B00H, 3400H, 2200H,
                                                                                1000H);
                                                                              PROCEDURE (A, B) LONGINT EXTERNAL;
                                    12 2
                                                                 DECLARE (A, B) INTEGER;
                                                                 END DMPY;
                                    13 2
                                     14 1
                                                                 TEMP=SHR(IN_VAL, 4); /* TEMP is the most significant 4 bits of IN_VAL */
                                                                                                                              /* If "TEMP" was replaced by "SHR(IN_VAL,4)" */
                                     15
                                                                  TABLE_LOW=TABLE(TEMP);
                                                                  TABLE_HIGH=TABLE(TEMP+1); /* The code would work but the 8096 would */
                                                                                            WDD DOL On 1 /# do two shifts was anothe greatenes so oneb #/
                                     17
                                                                  TABLE_DIF=TABLE_HIGH-TABLE_LOW;
SOWY RESCESSED 18
                                                                         OUT DIF=DMPY(TABLE_DIF, SIGNED(IN_VAL_AND OFH)) /16;
                                    19
                                                                 OUT=SAR((TABLE_LOW+OUT_DIF), 4); /* SAR performs an arithmetic right shift,
                                                                                                                                                        in this case 4 places are shifted */
```

```
/* in the desired instruction sequence
23 1 GOTO LOOP;

/* END OF PLM-96 CODE */

24 1 END;
```

IF CARRY=O THEN RESULT=OUT; /\* Using the hardware flags must be done \*/

/\* with care to ensure the flag is tested \*/

PL/M-96 COMPILER PLMEX1: PLM-96 Example Code for Table Lookup ASSEMBLY LISTING OF OBJECT CODE:

ELSE RESULT=OUT+1;

20

22

			; ;	STATEMENT	14
0022	ACK SIZE	PLMEX:			
0022		R	LD	SP, #STACK	
0026	. Antonine Teresta V	LOOP:			
0026	A00010	R	LD	TEMP, IN_VA	L
0029	080410	A CTRIDUR OF DRUE	SHR	TEMP, #4H	
			;	STATEMENT	15
0020	4410101C	PLM-96 Example C		TMPO, TEMP,	
0030	A31D000002	R	LD	TABLE LOW,	TABLE[TMPO]
			, 5	STATEMENT	16
0035	A31D020004	R			TABLE+2H[TMPO]
0000				STATEMENT	
003A	48020406	= ORISH	SUB		TABLE HIGH, TABLE LOW
	40020400	= 6000H	A STATE OF THE STA	STATEMENT	18
003E	C806	= Op ISH 2	PUSH		
0040	410F00001C	R		TMPO, IN VA	I. #OFH
0045	C81C			TMPO	
0047	EF0000	E		DMPY	
				TMPO, #4H	
	0E041C	R	LD		TMDO
004D	A01E0E			The state of the s	
0050	A01COC	R	LD ;	OUT_DIF, TM	
				STATEMENT	19
0053	A00220	R		TMP4, TABLE	_EOW
0056	0620		EXT		
0058	641C20		ADD ADDC	TMP4, TMP0	
005B	A41E22		ADDC	TMP6, TMP2	
005E	0E0420		SHRAL	_ TMP4, #4H	
0061	A02008	P	LD	OUT, TMP4	
		, 60001	; 5	STATEMENT	20
0064	B1FF1C		LDB	TMPO, #OFFH	
0067	DBO2		BC	60003	
0069	111C		CLRB	TMPO	
006B		@0003:			
OUASE.		22000.			
	981000				

```
6-64
```

```
CMPB RO, TMPO
         006B 981C00
         006F
              D705
                                         BNE @0001
                                         ; STATEMENT 2
LD RESULT, TMP4
                                                        21
                                R
         0070
               A0200A
                                         BR @0002
         0073
               2005
                                         STATEMENT 22
         0075
                                  @0001:
                                         LD RESULT, OUT INC RESULT; STATEMENT
                                R
         0075 A0080A
                                R
         0078
              070A
         007A
                                  00002
                                         BR LOOP
         007A 27AA
                                         STATEMENT 24
                                         END
MODULE INFORMATION:
    CODE AREA SIZE
                                        90D
                             = 005AH
                                        34D THE DIE
    CONSTANT AREA SIZE
                             = 0022H
    DATA AREA SIZE
                             = 0000H
                                        OD
    STATIC REGS AREA SIZE
                             = 0012H
                                        18D
PL/M-96 COMPILER PLMEX1: PLM-96 Example Code for Table Lookup
        ASSEMBLY LISTING OF OBJECT CODE
    OVERLAYABLE REGS AREA SIZE = 0000H OD
    MAXIMUM STACK SIZE = 0006H 6D
```

MAXIMUM STACK SIZE = 0006H 6D 48 LINES READ

PL/M-96 COMPILATION COMPLETE. O WARNINGS, O ERRORS

pincut BiM-04 Francis Code for Table Looks

VA DISS OF STATE OF CORE AS

010 L00P.

TP CAMRY=0 THEN RESULT=QUT: /\* Using the hardware flags must be done FISS RESULT=DUT+1; /\* with care to ensure the flag is tested SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: : F3: MULT. A96 OBJECT FILE: : F3: MULT. OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT	LINE	SOURCE STATEMENT
		E('MULT APT: 16*16 multiply procedure for PLM-96')
	2	
0018	Δ	SP EQU 18H: word
	5	01 200 2011, 001 0
0000	6 rseg	
	7	EXTRN PLMREG : long
0000	B 9 csea	
0000	9 cseg 10	
see SVE and STOVN		PUBLIC DMPY ; Multiply two integers and return a
	12	; longint result in AX, DX registers
	00 13	E LIVER
0000 CC04 0002 CC00		POP PIMPEC : Load one operand
0004 FE6E1900	E 00012	MUL PLMREG, [SP]+ ; Load second operand and increment SP
*** OGG4 CEGETAGE GOOGH	_ 00017 MOS	
0008 E304	E 18 19 END	RP [PI MREC+4] : Peturn to PI M code
000A NEG DOICH	19 END	
ASSEMBLY COMPLETED, NO I	ERROR(S) FOUND.	
MARCHENTON OCCUR.	1001 AH	

SERIES-III MCS-96 RELOCATOR AND LINKER, V2.0 Copyright 1983 Intel Corporation

INPUT FILES: :F3:PLMEX1.OBJ, :F3:MULT.OBJ, PLM96.LIB
OUTPUT FILE: :F3:PLMOUT.OBJ

CONTROLS SPECIFIED IN INVOCATION COMMAND: ROM(2080H-3FFFH)

INPUT MODULES INCLUDED: :F3:PLMEX1.OBJ(PLMEX) 12/25/84 :F3:MULT.OBJ(MULT) 12/25/84 PLM96.LIB(PLMREG) 11/02/83

#### SEGMENT MAP FOR : F3: PLMOUT. OBJ(PLMEX):

	TYPE	BASE	LENGTH	ALIGNMENT	MODULE NAME	
**RESERVED*		0000Н	001AH			
*** GAP ***		001AH	0002H			
	REG	001CH	0008H	ABSOLUTE	PLMREG	
	REG	0024H	0012H	WORD	PLMEX	
	STACK	0036H	0006H	WORD	LPL NREG + 4 3	
*** GAP ***		003CH	2044H			
	CODE	2080H	0003H	ABSOLUTE	PLMEX	toad second op
*** GAP ***		2083H	0001H	506	EL BOEG	
	CODE	2084H	007CH	WORD	PLMEX	
	CODE	2100H	000AH	BYTE	MULT	
*** GAP ***	-	210AH	DEF6H			
			20. 01.			

CONTROLS SPECIFIED IN INVOCATION COMMAND NOSE

SERIES-III MCS-96 MACRO ASSEMBLER: VI O

MCS-95 MACHO ASSEMBLER MULT APT 16+16 multiply procedure for PLM-92

```
SYMBOL TABLE FOR : F3: PLMOUT, OBJ (PLMEX)
ATTRIBUTES
                       VALUE
                                 NAME
                                94---
                                PUBLICS: 10 21
                               IN VAL
                       0024H
REG
       WORD
                       0026H
                                TABLE_LOW AND
REG SON INTEGER
                                  TABLE_HIGH
REG
       INTEGER
                       0028H
                                TABLE_DIF
                       002AH
REG SOM INTEGER
                                  OUT
                       002CH
REG
       INTEGER
      INTEGER
                       002EH
                                  RESULT
REG
                       H0500
                                  OUT_DIF
REG LONGINT
                       0034H
                                  TEMP
REG
       WORD
                       2100H
                                  DMPY
CODE ENTRY
REG LONG
                       001CH
                                  PLMREG
                       003CH
                                  MEMORY
NULL NULL
                       1FC4H
                                  ?MEMORY_SIZE
NULL
       NULL .
                                 MODULE: PLMEX
                                 MODULE: MULT
                                MODULE: PLMREG SOSOH
RL96 COMPLETED,
                 O WARNING(S),
                                O ERROR(S)
                                    Smalist : Turn listing off for include file ; End of include file
```

A.A. Pulse Messurement

#### A.4. Pulse Measurement

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: : F3: PULSE. A96
OBJECT FILE: : F3: PULSE. OBJ

```
ERR LOC OBJECT
                             LINE
                                        SOURCE STATEMENT
                                   $TITLE('PULSE. A96: Measuring pulses using the HSI unit')
                               1
                                2
                                3
                                   $INCLUDE (DEMO96. INC)
                                   $nolist ; Turn listing off for include file
                          =1
                               4
                                           ; End of include file
                          =1
                               52
                               53
   0028
                               54
                                          at 28H
                                   rseg
                               55
   0028
                               56
                                           HIGH TIME:
                                                          dsw
                                                                 1
   002A
                               57
                                           LOW TIME:
                                                          dsw
                                                                 1
   0020
                               58
                                           PERIOD:
                                                          dsw
                                                                 1
   002E
                                           HI EDGE:
                                                          dsw
                                                                 1
   0030
                               60
                                           LO EDGE:
                                                          dsw
                              610 ERROR(8)
                              62
                               63
   2080
                               64 cseg at 2080H
                              65
                              66 profes time LD
   2080 A1000118
                                                   SP, #100H
                                                   IOCO, #00000001B ; Enable HSI 0
   2084 B10115
                              68 DOORE LDB
   2087 B10F03
                              69
                                           LDB
                                                  HSI_MODE, #00001111B ; HSI O look for either edge
                              70 SHENOBA BI
208A 442A282C
                              71 wait:
                                           ADD
                                                   PERIOD, HIGH_TIME, LOW_TIME
208E 3E1603
                              72
                                           JBS
                                                   IOS1, 6, contin ; If FIFO is full
                              73 DASA
                                                   IOS1, 7, wait ; Wait while no pulse is entered
2091 3716F6
                                           JBC
                              74
BED 2094 B00610
                              75 contin: LDB
                                                   AL, HSI_STATUS
                                                                         ; Load status; Note that reading
                              76 MERNEL
                                                                         ; HSI_TIME clears HSI_STATUS
                              77
2097 A00420
                                  AMBLE DIE TD
                                                   BX, HSI_TIME
                              78
                                                                         ; Load the HSI_TIME
                              79
209A 391C09
                                  LVBCE TOM JBS
                              80
                                                  AL, 1, hsi hi
                                                                         ; Jump if HSI. O is high
                              81
   209D C03020
                              82 hsi_lo: ST
                                                  BX, LO_EDGE
   20A0 482E3028
                              83
                                           SUB
                                                  HIGH_TIME, LO_EDGE, HI_EDGE
   20A4 27E4
                              84
                                           BR
                                                  wait
                              85
                              86
20A6 C02E20 87 hsi_hi: ST
                                                  BX, HI EDGE
```

20A9 48302F2A

ASSEMBLY COMPLETED,

SP. #100H

		REED AT			
			a End of ip		
	71 9	Sholist		109 046 FOT	Include 61
			E (DEMOAP THE)		

		HEL MODE, #100110
		Hel Wone, #100110

NO ERROR(S) FOUND.

HSI SO, HSI STATUS.	
1051_BAK, 7, watt	If her is not triggered then
TOST_BAK, MOTITIVIT	

INW TIME, HI EDGE, IN EDGE

20AD 27DB	89	BR	wait
	0,	211	
	90		TIME, MSI TIME
20AF 2122095E	91	END	HST_SO, HST_STATUS, #01010101

SUB

### A.5. Enhanced Pulse Measurement

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F3:ENHSI.A96
OBJECT FILE: :F3:ENHSI.OBJ
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

FRR	100	OBJECT		INE	SOU	JRCE STA	TEMENT			
Little		OBOLUT		1				ANCED HSI	PULSE RO	UTINE')
				2						
				3	& TAICLUID	E (DEMO96.	TNC			
								off for	include	file
			=1	4	*nolist				include	rile
			=1	52		; End	of inclu	ae tile		
				53						
	0058			54	RSEG AT	28H				
				55						
	0028			56		TIME:		DSW 1		
	002A			57		LAST_RIS	SE:	DSW 1		
	0020			58		LAST FAL	LL:	DSW 1		
	002E			59		HSI SO:		DSB 1		
	002F			60		IOS1 BAL		DSB 1		
	0030			61		PERIOD:		DSW 1		
	0032			62		LOW TIME		DSW 1		
	0034			63		HIGH_TIM		DSW 1		
	0034			64		COUNT:		DSW 1		
	0036			65		COOMT.		DOW I		
							2080H			
	5080			66	cseg	at	5080H			
				67						
	2080	A1000118		68	init:	LD	SP, #100H	1		
				69						
	2084	B12516		70		LDB	IOC1, #00			HSO. 4, HSO. 5, HSI_INT=first,
				71					Enable	PWM, TXD, TIMER1_OVRFLOW_INT
				72						
	2087	B19903		73		LDB	HSI_MODE	E, #1001100		set hsi. 1 -; hsi. 0 +
	208A	B10715		74		LDB	IOCO, #00	0000111B		Enable hsi 0,1
				75						T2 CLOCK=T2CLK, T2RST=T2RST
				76					,	Clear timer2
				77						
				78						
	2000	717F2F		79	wait:	ANDB	TOST BAN	(, #0111111	1B :	Clear IOS1 BAK. 7
		90162F		80	Warv.	ORB	IOS1 BAN			Store into temp to avoid clearing
	2070	701021		81		OILD	1001_DH	17 1001		other flags which may be needed
	0000	070557		82		JBC	IOS1 BAN	7		If hai is not triggered then
		372FF7				OBC	TUST_BAR	(, /, Walt		jump to wait
			NO ERRORYS						,	lowb to mart
	-			84						
		5155062E		85		ANDB		SI_STATUS	, #010101	OIB
		A00428		86		LD	TIME, HS	SI_TIME		
				87						
								E, HI EDGE		

```
a_rise: SUB
                                                LOW_TIME, TIME, LAST_FALL
   20A9 482A2830
                             93
                                 SUB
                                                PERIOD, TIME, LAST_RISE
   20AD A0282A
                             94
                                         LD
                                                LAST_RISE, TIME
   20B0 200B
                            95
                                 THISTOT BR
                                                increment
                            96
   20B2 482A2834
                            97
                                 a fall: SUB
                                                HIGH TIME, TIME, LAST RISE
   20B6 482C2830
                             98
                                        SUB
                                                PERIOD, TIME, LAST FALL
                                         LD
   20BA A0282C
                             99
                                                LAST FALL, TIME
                            100
   20BD
                            101
                                 increment:
   20BD 0736
                                                COUNT
                            102
                                  INC
   20BF 27CC
                            103
                                  no_cnt: BR
                                                wait
                            104
   2001
                            105
                                         END
                                        HSO_DFF_1
ASSEMBLY COMPLETED,
                  NO ERROR(S) FOUND.
```

JBS

JBS

HSI\_SO, O, a\_rise

HSI\_SO, 2, a\_fall

no\_cnt

88

89

90

91

92

209D 382E05

20A0 3A2E0F

20A5 482C2832

20A3 201A

SOURCE FILE: :F3:HSODRV.A96 OBJECT FILE: :F3:HSODRV.OBJ

```
ERR LOC OBJECT
                           LINE
                                     SOURCE STATEMENT
                             1
                                 $TITLE('HSODRV. A96: Driver module for HSO PWM program')
                              2
                              3
                                               MODULE MAIN, STACKSIZE(8)
                              4
                              5
                                        PUBLIC HSO_ON_O , HSO_OFF_O
                              6
                                        PUBLIC HSO_ON_1 , HSO_OFF_1
                                        PUBLIC HSO_TIME , HSO_COMMAND
                              8
                             9
                                        PUBLIC SP , TIMER1 , IOSO
                             10
                             11 $INCLUDE(DEMO96. INC)
                                $nolist ; Turn listing off for include file
; End of include file
                        =1
                            12
                        =1
                             60
                             61
   0028
                             62 rseg at 28H
                             63
                                        EXTRN OLD_STAT : byte
                             65
                                        HSO_ON_O:
   0028
                                                      dsw
                             66
                                                             1
   002A
                             67
                                        HSO_OFF_O:
HSO_ON_1:
                                                      dsw
                                                             1
   0020
                             68
                                                      dsw
                                                             1
   OOZE COMPLETED. NO ERRORGE 64 DUND
                                                      dsw
                                        HSO_OFF_1:
                                                             1
                            70
                                                      dsb
   0030
                                        count:
                            71
   2080
                            72 cseg at 2080H
                            73 US CUE SH
                            74
                                        EXTRN
                                               wait : entry
                            75 FUCLOWOUL
   2080 FA
                            76 strt: DI
   2081 A1000118
                            77 LD
                                               SP, #100H
   2081 A10001
2085 510F1500 E
                            78
                                        ANDB
                                               OLD_STAT, IOSO, #OFH
                            79
                                 TATE XORB
                                               OLD_STAT, #OFH
                             80
   2080 5000
                                initial: BW
                             81
   208C A1000122
                                 · LD
                                               CX, #0100H
                             82
                             83
   2090 A100101C
                                               84 loop: LD
   2094 48221020
                            85
                                        SUB
                                               BX, AX, CX
   2098 A0221C
                             86
                                        LD
                                               AX, CX
                             87
```

```
90
                                                        AX, #1
                                               SHR
    20A1 08011C
                                  91
                                  92
                                               SHR
                                                        BX. #1
    20A4 080120
    20A7 C02C1C
                                  93
                                               ST
                                                        AX, HSO ON 1
                                                        BX, HSO OFF 1
                                  94
    20AA C02E20
                                               ST
                                  95
                                  96
                                               CALL
                                                        wait
    20AD EF0000
                          E
                                  97
                                  98
                                               INC
                                                        CX
    2080 0722
    20B2 89000F22
                                  99
                                               CMP
                                                       CX, #OOFOOH
                                                    1000
    2086 D7D8
                                 100
                                               BNE
                                 101
    20B8 27D2
                                 102
                                                        initial
                                 103
                                               END
    20BA
                                 104
ASSEMBLY COMPLETED,
                      NO ERROR(S) FOUND
```

88

89

209B C0281C

209E C02A20

ST

ST

AX, HSO\_ON\_O

AX, HSO\_OFF\_O at the Full of Public have to be added

MCS®-96

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

LINE

SOURCE FILE: : F3: HSOMOD. A96 OBJECT FILE: : F3: HSOMOD. OBJ

ERR LOC OBJECT

```
$TITLE('HSOMOD. A96: 8096 PWM PROGRAM MODIFIED FOR DRIVER')
                                 1
                                 2
                                     $PAGEWIDTH(130)
                                 3
                                     ; This program will provide 3 PWM outputs on HSO pins 0-2
                                 4
                                     ; The input parameters passed to the program are:
                                  5
                                 7
                                                     HSO_ON_N
                                                                 HSO on time for pin N
                                 8
                                                     HSO_OFF_N
                                                                HSO off time for pin N
                                 14
                                 15
                                          NOTE: Use this file to replace the declaration section of
                                16
                                                the HSO PWM program from "$INCLUDE(DEMO96. INC)" through
                                 17
                                                the line prior to the label "wait". Also change the last
                                18
                                     1
                                                branch in the program to a "RET".
                                19
                                     1
                                20
    0000
                                21
                                     RSEG
                                22
    0000
                                23
                                             D STAT:
                                                            DSB
                                             extrn HSO_ON_O : word , HSO_OFF_O : word
                                24
ASSEMBLY COMPLETED. NO ERROR (S) 5200MD
                                             extrn
                                                    HSO_ON_1 : word , HSO_OFF_1 : word
                                 26
                                             extrn HSO_TIME : word , HSO_COMMAND : byte
                                27
                                             extrn TIMER1 : word , IOSO
                                28
                                              extrn SP
                                                             : word
                                29
                                30
                                              public OLD_STAT
    0001 DADE
                                31
                                              OLD_STAT: oob dsb
                                             NEW_STAT: dsb
    0002 BA000L53
                                32
                                                                     1
                                33
                                34
                                35
    0000 FE 8888
                                     cseg
                                             PUBLIC wait
                                 36
                                37
                                 38
                                     wait:
                                             JBS
                                                     IOSO, 6, wait
                                                                               ; Loop until HSO holding register
    0000 3E00FD
   0003 FD0150
                                                                               ; is empty
                                39
                                             NOP
                                                     BX, WI
                                40
                                                     For opperation with interrupts 'store_stat:' would be the
                                41
                                                     ; entry point of the routine.
                                 42
                                                      ; Note that a DI or PUSHF might have to be added.
                                43
                                ДД
```

SOURCE STATEMENT

```
0004
                             45 store_stat:
   0004 510F0002
                       E
                             46
                                         ANDB NEW_STAT, IOSO, #OFH
                                                                       ; Store new status of HSD
                                         CMPB OLD STAT, NEW STAT
   0008 980201
                       R
                              47
                                         JEDB wait VAD MED TOWN
   OOOB DFF3
                              48
   000D 940201
                              49
                                         XORB OLD_STAT, NEW_STAT
                              50
                              51
   0010
                                  check_O:
                              52
                                 JBC OLD_STAT, O, check_1 , Jump if OLD_STAT(0)=NEW_STAT(0)
UBS NEW_STAT, O, set_off_O
   0010 300113
                              53
   0013 380209
                       R
                              54
                              55
   0016
                                  set on O:
                              56
   0016 B13000
                       E
                                          LDB HSO COMMAND, #00110000B ; Set HSO for timeri, set pin 0
                              57
   0019 44000000
                              58
                                          ADD HSO_TIME, TIMER1, HSO_OFF_O , Time to set pin = Timer1 value
   001D 2007
                              59
                                          BR check 1 socioocos
                                                                    ; + Time for pin to be low
                              60
   001F
                                  set_off_O:
                              61
   001F B11000
                                          LDB HSO COMMAND, #00010000B ; Set HSO for timer1, clear pin 0
                       E
                              62
   0022 44000000
                       E
                              63
                                          ADD HSO_TIME, TIMER1, HSO_ON_O ; Time to clear pin = Timer1 value
                              64
                                                                        ; + Time for pin to be high
                                  check_1:
   0026
                              65
   0026 310113
                       R
                                         JBC OLD STAT, 1, check done
                                                                        ; Jump if OLD STAT(1)=NEW STAT(1)
                              66
   0029 390209
                       R
                              67
                                          JBS NEW_STAT, 1, set_off_1
                              68
   0020
                              69
                                 set_on_1:
                                          LDB HSO COMMAND, #00110001B ; Set HSO for timer1, set pin 1
   002C B13100
                       E
                              70
   002F 44000000
                                          ADD HSO TIME, TIMER1, HSO OFF 1 ; Time to set pin = Timer1 value
                              71
   0033 2007
                              72
                                          BR check done
                                 set_off_1006
                              73
   0035
                              74
   0035 B11100
                       E
                              75
                                         LDB HSO COMMAND, #00010001B ; Set HSO for timer1, clear pin 1
   0038 44000000
                                         ADD HSO_TIME, TIMER1, HSO_ON_1 ; Time to clear pin = Timer1 value
                              76
                              77
                                                                         ; + Time for pin to be high
                                  check_done: End of include file
  0030
                              78
                                  LDB OLD_STAT, NEW_STAT
   003C B00201
                              79
                              80
                             81
                                  STITLE ( MEL A95 SERIAL PDRT DENO PROGRAM!)
  003F F0
                             82
                                        Use "BR wait" if this routine is used with the driver
                              83
                            84
CONTROLS SPECIFIED IN INVOCATION COPPAND: NOSS
                                          END
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

A.T. Serial Port

## A.7. Serial Port

SERIES-III MCS-96 MACRO ASSEMBLER, V1. 0

SOURCE FILE: :F3:SP A96
OBJECT FILE: :F3:SP OBJ EMBOR(8) EDIMO
CONTROLS SPECIFIED IN INVOCATION COMMAND: NOSB

ERR LOC OBJECT	L		STATEMENT	DE 12 DESC MICH FOR SLIKEL
			A96: SERIAL PORT DEMO PROGRAM	
		3		wait for interrupt flag
		4 \$INCLUDE(DE		
		5 \$nolist	Turn listing off for include	file
	=1		End of include file	
		54		
0028		55 rseg at	58H O TIME THERE, WELL ON I	: Time to clear pin = Timeri value
6635 811100			HSO COMMAND, #00010001B	# Set HSU for timeri, clear gin !
0028		57 CHR	dsb 1	
0029		58 SPT	EMP: dsb 1	
002A		59 TEM	O: dsb 1	
OOOB .		60 TEM	DIVER ALPRE THERET HER DEF T	I Time to set pin = Timeri value
002C	E	61 RCV	FLAG: COMMENTE deb O TO 1018	. Set HSU for timeri, set pin i
0036		62		
2000			200CH	
0000 340204		64 Csey at 1	NEW BIAL IN SEC DIE.	
2000 9020			ser_port_int	Jump 1f ULD_STAT(1)=NEW_STAT(1)
2000 4020			ser_port_int	
		00	200011	- a time for pin to be high
2080		ACCESS TO THE PARTY OF THE PART	5080H	r jiwa so cisar bin a limati walna
		00		Set HSO for timeri, cinar gin O
2080 A100011B		69 LD	SP, #100H *00010000B	
		70 200 064 0		
2084 B12016		71 LDB	IOC1, #00100000B	; Set P2. O to TXD
		72	check_1	. * Time for pin to be low
		73	; Baud rate = input freq	[uency / (64*baud_val)
		74	; baud_val = (input fre	equency/64) / baud rate
		75		
		76		
0027		77 baud_val	MEM equ 39 4 044 0	39 = (12,000,000/64)/4800 baud
0010 300113		78	OLD STATE OF PRECEDE	
0080		79 BAUD HIGH	equ ((baud val-1)/25	56) OR BOH ; Set MSB to 1
0056		BO BAUD LOW	equ (baud_val-1) MOD	
0020		81	edo (paga_var 1) lior	, 250
G000 A40501		82 XORB	OLD_STAT, NEW_STAT	
2087 B1260E		02	BAUD_REG, #BAUD_LOW	
			BAUD_REG, #BAUD_LUW	
208A B1800E		84 LDB	BAUD_REG, #BAUD_HIGH	
		85		

```
208D B14911
                                     LDB
                                            SPCON, #01001001B Enable receiver, Mode 1
                         87
                         88
                                            The serial port is now initialized as an area
                         89
                         90
                                            SBUF, CHR
                                                                ; Clear serial Port
2090 C42807
                         91
                                     STB
                                            TEMPO, #00100000B
2093 B1202A
                         92
                                                                ; Set TI-temponded Leanis
                                     LDB
                         93
2096 B14008
                         94
                                            INT_MASK, #01000000B ; Enable Serial Port Interrupt
                                     LDB
2099 FB
                                            loop ; Wait for serial port interrupt
                                     EL
                         95
209A 27FE
                         96
                                     BR
                              loop:
                         97
                         98
2090
                         99
                              ser_port_int:
                              USTE PUSHE
209C F2
                         100
                                                                 ; This section of code can be replaced
                         101
                              rd_again:
209D B01129
                         102
                                    LDB
                                            SPIEMP, SPSTAT
                                                                ; with "ORB TEMPO, SP_STAT" when the
20A0 90292A
                              APPLE ORB
                         103
                                            TEMPO, SPTEMP serial port TI and RI bugs are fixed SPTEMP, #01100000B
20A3 716029
                        104
                                    ANDB
20A6 D7F5
                         105
                                     JNE
                                            rd_again , Repeat until TI and RI are properly cleared
                        106
20A8
                        107
                              get_byte:
20A8 362A09
                         108
                                    JBC
                                            TEMPO, 6, put byte
                                                                ; If RI-temp is not set
20AB C42807
                        109
                                    STB
                                            SBUF, CHR
                                                                ; Store byte
                                    ANDB
20AE 71BF2A
                        110
                                           TEMPO, #10111111B
                                                                ; CLR RI-temp
20B1 B1FF2C
                                     LDB RCV_FLAG, #OFFH
                        111
                                                                ; Set bit-received flag
                        112
20B4
                        113
                             put_byte:
2084 302018
                        114
                                    JBC
                                            RCV_FLAG, O, continue
                                                                ; If receive flag is cleared
20B7 352A15
                        115
                                     JBC
                                            TEMPO, 5, continue
                                                                 ; If TI was not set
20BA B02807
                                    LDB
                                            SBUF, CHR
                        116
                                                                ; Send byte
20BD 71DF2A
                        117
                                     ANDB
                                            TEMPO, #11011111B
                                                                ; CLR TI-temp
                                           CHR, #01111111B
                        118
20C0 717F28
                        119
                                    ANDB
                                                                ; This section of code appends
                                           CHR, #ODH
                      120
                                    CMPB
20C3 990D28
                                                                ; an LF after a CR is sent
                     121
                              audira JNE
20C6 D705
                                           Claticang off for include file
                              *IMCTOLLDB
2008 B10A28
                        122
                                            CHR, #OAH
20CB 2002
                                     BR
                        123
                                            continue
                        124
20CD DBOECL
                        125
                              clr_rcv:
20CD 112C
                                     CLRB
                                            RCV FLAG
                        126
                                                             ; Clear bit-received flag
continue:
                                    POPF
2000 FO
                        130
                                     RET
20D1 131
                                     END
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

#### A.8. A to D Converter

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F3: ATOD. A96 OBJECT FILE: :F3: ATOD. OBJ

						Cibar Bitt-received Filds
ERR LOC C	DBJECT	LINE			STATEMENT	
		1501	\$TITLE(	ATOL	). A96: SCANNING THE A TO D CH	ANNELS')
		2				
		1553	\$ INCLUD	E (DEM	1096. INC)	
		4			Turn listing off for include	file
	ME CONTRACTOR OF THE CONTRACTO					
2003 99		53				
0028				MADE -	SBH CHR. WOTTILLIE	This section of code appends
0058		54	RSEG	at	28H	
SOPD AT		55			TEMPO, MILOLITITE ,	
0020	SBOX	56		BL	EGU BX: BYTE	gaug phos
0018	TW7 2	57		DL		If il was not set
50B+ 30		58				
0028		59	RESULT	TABLE		
0028		60	a real protection	RESU	JLT 1: dsw 1	
002A		61				gur pre-pecathon stag
0020		62		RESI		
002E		63				
		- I (1) (1) (1) (1) (1) (1) (1)				Store byte
		64				If Mi-temp is not set
SOVE						
2080		66	cseg	at	2080H	
		67				until il and Al are properly clear
		68				
2080 4	1000118	69	start:		SP, #100H ; Set St	ack Pointer it and at page and a
2084 0	0120	70		CLR		with "ORB IEMPO, SP SIAT" when
		71				inte section of code can be repli-
2086 5	5082002	72	next:	ADDE		
0.000	0002002	2 2 2 2			115_0011111107527 1110000	; indicated by BL register
		74				, indicated by DE register
208A F	-D			NOD	. 11-14 0	
		75		NOP	; Wait for conve	
208B F			1000	NOP	roob 1 Maic fo	r serial post interrupt
2080 3	BB02FD	77	check:	JBS		; Wait while A to D is busy
		78				Enable Sarial Port Interrupt
208F E	0021C	79		LDB	AL, AD_RESULT_LO	; Load low order result
2092 E	00031D	80		LDB	AH, AD RESULT HI	; Load high order result
		81			BBUT CHE	Cleur serial Port
	420201E	82		ADDB		; DL=BL*2
2099 4		83		LDBZ		
	31E281C	84		ST		Store result indexed by BL*2
2076	JILZUIC	85		31	HAY KESOLITIMBLE DATE	, dedie result indexed by bt.*2
2042	700			71100		Niduli- d
20A0 1	/20	86		INCB	appear actoorcors; Increm	ent BL modulo 4

		Charmel being converted																			ente ebokuni		subne to see will convertes	S-O said OSH be ash	White the party of the West Order	
3H Beg	DEM 7	Dem 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		DaM 1	Dem 1		DESM I		DOM:								DX: BALE					and he beningers ors	equipping BMB E shive	Constitution of the state of th	THE PART OF THE PA
ANDB BL, #03H	BR next	END		MAL DEE TO			occupa a sa	BESULT ST	SEBULT:	MEBRIT 0:	TABLE		HRO OM TO		BOW LINE 1:			מר בטת			NINCLUDE (DEROTE THE COR COR COR		BAIN AUTORR SEE GE	E shivere like margers sid?	and the second of the second o	
87	0.80	91				27		***	2.3		NEBULT 1		6.0	173		SHIT NO SA	10		As expenses		25 anoltas 11 anoltas 19 klucrus	00	49 987 1 0		A STATE OF THE STATE OF	LIME SOL
			C. C																		100 200 21 11					
20A2 710320	20A5 27DF	20A7	COTTO TOMOS VIGNOS	אפסבוותבו כסווו רבו בת		9600		0034			0000		0050	AS00		8200		9000		seno.						EMS FOC OBNECL

HEG WID V TO D FINDER INTERIORS CONTROL
WESENDIX B

# APPENDIX B HSO AND A TO D UNDER INTERRUPT CONTROL

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F3: A2DHSO. A96 OBJECT FILE: :F3: A2DHSO. OBJ

ERR LOC OBJECT	LINE 1			GENERATING	PWM OUTPUTS FROM A TO D INPUTS')
	3 4 5			rovide 3 PM	MM outputs on HSD pins 0-2
	6	; The Pl	M values are	determined	by the input to the A/D converter.
		,,,,,,,			
	10	\$INCLUDE	(DEMO96. INC)		
	=1 11	\$nolist			include file
			; End of inc	lude file	
0028	61	RSEG AT	28H		
001E	63		DL EQU	DX: BYTE	
	64				
0028	65	ON_TIME:			
	66		PWM_TIME_1:		1
					1
					1
002E			HSO_ON_2:	DSW	1
		RESULT_1			
					1
					1
0036			RESULT_3:	DSW	1
2000				2011	
					1
					1
					1
OUGE	60				
					1 Channel being converted
0040			HSO_PER:		1
004A			LAST_LUAD:	DSB	1
	0028 001E	1 2 3 3 4 5 5 6 6 7 7 8 8 9 9 10	1 \$TITLE 6 2 3 ; This p 4 ; and or 5 ; 6 ; The Pb 7 ; 8 ;;;;;;; 9 10 \$INCLUDE =1 11 \$nolist =1 59 60 0028 61 RSEG AT 62 001E 63 002B 66 002A 67 002C 68 002E 69 002E 69 0030 71 RESULT_T 0030 72 0030 72 0030 75 0030 77 0030 78 0030 78 0034 78 0036 77 0038 77 0038 77 0038 77 0038 77 0038 77 0038 77 0038 77 0038 77 0038 78 0030 78 0030 88 0040 881 0040 881 0040 883 0040 883	1 \$TITLE ('A2DHSO. A96: 62 2 3 ; This program will progra	#TITLE ('A2DHSO.A96: GENERATING 2  3

```
BT CSEGMED AT 2000H STITTED AT CISE STIT
2000 116006
                    180 88 eck tous:
                                        start ; Timer_ovf_int
2000 8020
                    138 89 DCW
2002 1D21
                        90
                                WWDS DCW ryar Atod done intoons a rest loaded value was all De
2004 8020
                        91
                                    DCW
                                          start ; HSI_data_int
                    119 92
                            LD DCM H80_CH46ARD, 8000100108 ) Set MSO for bimeri, clear gin 2
2006 CC20
                    112 93
                    94
                             $EJECT
                    113 95
                             cseg AT 2080H
                    135 96
131 97
2080
                    140 98
                             start: LD SP, #100H Set Stack Pointer Start Clear Start
2080 A1000118
                             wait: DEC AX ; wait approx. O.2 seconds for JNE wait ; SBE to finish communications
                    194 99
2084 0110
2086 051C
                    199 100
                    19 101
2088 D7FC
                    102
                               CLRB AD_NUM +00010000B
208A 1144
                    103
                    104
                                ADD TD NX
                                          PWM_TIME_1, #080H
208C A1800028
                    105
                                LD HSO_PER, #100H
2090 A1000148
                    105 106
                    Ter 107er out prockD
2094 A140002A
                                          HSO_DN_0, #040H
                    190 108
2098 A180002C
                                   LD
                                          HSO_ON_1, #080H
209C A1C0002E
                    109
                                   LD
                                          HSO_ON_2, #OCOH
                    100 110
                                          NXT_DN_T, Timer1, #100H
20A0 4500010A38
                    111
                    112
20A5 B13606
                    129 113
                                 LDB
                                          HSO_COMMAND, #00110110B ; Set HSO for timer1, set pin 0,1
20A8 A03804
                    124 114
                               LD ___ HSO_TIME, NXT_ON_T ____; with interrupt
                                   NOP
20AB FD
                    123 115
20AC FD
                    125 116
                                TD NOP
                                LDB HSO_COMMAND, #00100010B . Set HSD for timer1, set pin 2
20AD B12206
                    121 117
                                ADD
2080 643804
                                          HSO_TIME, NXT_ON_T
                                                                  ; without interrupt
                    120 118
                    144 119
                    148 120
                                ORB HED LAST_LOAD, #00000111B ; Last loaded value was set all pins LDB HOT INT_MASK, #00001010B ; Enable HSD and A/D interrupts
20B3 91074A
                    121
20B6 B10A08
20B9 B10A09
                                LDB INT_PENDING, #00001010B; Fake an A/D and HSO interrupt
                    122
20BC FB
                    Typ 123sc ou sweeEI
                    124
20BD 91010F
                    143 125
                             loop ORB Port1, #00000001B ; set P1.0
                    145 126
2000 65010040
                              ADD COUNT, #01
                                ADDC COUNT+2, zero
ANDB Port1, #11111110B
                    127
20C4 A40042
20C7 71FE0F
                    140 128
                                                              ; clear P1.0
                                DER BR Salcloopoogoogo a ges by y
20CA 27F1
                    129
                    130
                    131 SEJECT
```

```
132
                      HSO EXECUTED INTERRUPT
                  134
                      135
                  136
2000
                  137 HSO exec int:
2000 F2
                             PUSHF
                  138 130
                  139 154
                             ORB Port1 #00000010B
20CD 91020F
                  140 158
                             SUB TMP, TIMER1, NXT_ON_T
20D0 48380A46
                  141 151
                  142 159
20D4 880046
                             CMP WOO TMP, ZERO
                  143 150
20D7 DE19
                          poolULT our set_off_times_oooooor
                  144
2009
                  145 set_on_times:
                  146 155
                             ADD TOR NXT_ON_T. HSQ_PER *** OOOOTOTOR + MAKE ON WAD OUT HER TUTELLOBE
20D9 644838
                             LDB HSO_COMMAND, #00110110B ; Set HSO for timer1, set pin 0,1
20DC B13606
                  147 152
20DF A03804
                  148 750
                             LD ONE HSO_TIME, NXT_ON_TOODITIES I Page foreign Agine mas set off blue
                  149 178
20E2 FD
                             NOP
                  150 118
                             NOP SOO
20E3 FD
                             LDB HSO_COMMAND, #00100010B ; Set HSO for timer1, set pin 2
20E4 B12206
                  151
20E7 A03804
                             LD HSO_TIME, NXT_ON_T
                  152
                  153
                             ORB TO
                                   LAST_LOAD, #00000111B
20EA 91074A
                  154
                                                        ; Last loaded value was all ones
                  155 113
                                    PWM_CONTROL, PWM_TIME_1 ; Now is as good a time as any
                  156
                             LDB
20ED B02817
                                     MXI DM I 110011 0100H; to update the PWM reg
                  157
20F0 2026
                  158
                                    check_done
                  159 108
                  160 100
20F2
                  161 set_off_times:
                  162 109
                             JBC
                                    LAST_LOAD, O, check_done
20F2 304A23
                  163 100
                             ADD
                                    NXT OFF O, NXT ON T, HSO ON O
20F5 442A3B3A
                  164 104
                                    HSO COMMAND, #00010000B ; Set HSO for timer1, clear pin 0
20F9 B11006
                  165 103
                             LDB
20FC A03A04
                  166 105
                                    HSO_TIME, NXT_OFF_O
                                      marr
                  167
                          MET NOP DEC
20FF FD
                  168 100
                             ADD CT
2100 44203830
                  169
                                    NXT_OFF_1, NXT_ON_T, HSO_ON_1
                                    HSD_COMMAND, #00010001B see Set HSO for timer1, clear pin 1
2104 B11106
                  170
                           LDB
                                    HSO_TIME, NXT_OFF_1
2107 A03C04
                  171
                             LD
                  172
210A FD
                  173
                             NOP
                                    NXT_OFF_2, NXT_ON_T, HSO_ON_2
210B 442E383E
                  174
                          ADD
210F B11206
                             LDB
                                    HSO_COMMAND, #00010010B ; Set HSO for timer1, clear pin 2
                  175
                  176 85
                             LD HSO_TIME, NXT_OFF_2
2112 A03E04
                  177
                             ANDB CALAST_LOAD, #11111000B ; Last loaded value was all Os
2115 71F84A
                  178
                              DOM BESTS I TIMET OVE INC
                  179 BA
                  180 check_done:
2118 71FDOF
                  181 ANDB Port1, #11111101B
                                                       ; Clear P1.1
```

```
211B F3
                                                     B) POPF
                                           182
211C FO
                                           183
                                                                     RET
                                           184
                                                      185
                                           186
                                           187
                                                      188
                                                      189
                                                      EDITIFICATION COMMITTER REPORTS ADDITIONAL PROPERTY AND A STATE OF THE ACTION OF THE A
                                           190
                                           191
2110
                                                       ATOD_done_int:
211D F2
                                           192
                                                                 PUSHE
211E 91040F
                                           193
                                                                 194
                                           195
                                                               ANDB AL, AD_RESULT_LO, #11000000B Log; Load low order result
2121 51000210
2125 B0031D
                                           196
                                                                    LDB
                                                                                    AH, AD_RESULT_HI each piece; Load high order result
2128 5444441E
                                           197
                                                                ADDB
                                                                                    DL, AD_NUM, AD_NUM #2
                                                                    LDBZE
                                           198
212C ACIEIE
                                                                                    DX, DL
                                                              ST
212F C31E301C
                                           199
                                                                                    AX, RESULT_TABLE[DX] ; Store result indexed by DX
                                           200
                                                                                    AL, #01000000B need to dompto pather receive data
                                                             CMPB
2133 994010
                                           201
                                                              JNH
2136 D107
                                           202
                                                                                    2138 99FF1D
                                           203
                                                                   CMPB
                                                                                    AH, #OFFH
                                                                                                                 ; Don't increment if AH=OFFH
                                                                  JE
213B DF02
                                           204
                                                                                    no_rnd
                                                              INCB
                                                                                    AH GER Y
213D 171D
                                           205
                                           206
213F B01D1C
                                           207
                                                      no_rnd: LDB
                                                                                    AL, AH
                                                                                                              ; Align byte and change to word
                                                                    CLRB
                                                                               AH
2142 111D
                                           208
                                           209
2144 C31E281C
                                                                    ST
                                                                                    AX, ON_TIME[DX]
                                           210
2148 1744
                                           211
                                                                     INCB AREAD NUM HEEDED DA LINE BOLLMARE BERTAL PORT
214A 710344
                                           212
                                                                     ANDB
                                                                                    AD_NUM, #03H ; Keep AD_NUM between 0 and 3
                                           213
214D 55084402
                                           214
                                                      next: ADDB
                                                                                    AD_COMMAND, AD_NUM, #1000B ; Start conversion on channel
                                           215
                                                                                                                              ; indicated by AD_NUM register
2151 71FB0F
                                           216
                                                                     ANDB
                                                                                    Port1, #11111011B
                                                                                                                              ; Clear P1.2
                                                             . The sore Hed o is used for transmit data. Hel 2 is used for the tensmit data. Hel 2 is used for the tensmit data.
2154 F3
                                           217
2155 FO
                                           218
                                           219
                                           220
2156
                                           221
                                                               STIEND - SWPORT, ASS : SOFTWARE IMPLEMENTED ASYNCHROMOUS SERIAL PORT !
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

CONTROLS SPECIFIED IN INVECATION COMMAND NOSE

BLER, WI O

SOFTWARE SERIAL POR

### APPENDIX C SOFTWARE SERIAL PORT

SERIES-III MCS-96 MACRO ASSEMBLER, V1.0

SOURCE FILE: :F3:SWPORT. A96 OBJECT FILE: :F3:SWPORT. OBJ

```
SOURCE STATEMENT
ERR LOC OBJECT
                      LINE
                        1
                            $TITLE('SWPORT, A96: SOFTWARE IMPLEMENTED ASYNCHRONOUS SERIAL PORT')
                        2
                        3
                            ; This module provides a software implemented asynchronous serial port
                        4
                            ; for the 8096. HSO. 5 is used for transmit data. HSI. 2 is used for
                        5
                           ; receive data. Note: the choice of HSO. 5 and HSI. 2 is arbitrary).
                        6
                        7 $INCLUDE(DEMO96. INC)
                   5=1
                        8 $nolist ; Turn listing off for include file and counseled by Cympus
                   =1 56
                                  ; End of include file
                        57
                        58 ; WEB VARIABLES NEEDED BY THE SOFTWARE SERIAL PORT
                        59 ;
                                  60
  0000
                        61
                           OTHE rsegH
                        62 409 608 WIT WH
63 ios1_save: dsb 1
  0000
                                              ; Used to save contents of ios1
  0001
                            rcve_state: dsb 1
                        64
   0001
                            rxrdy we wequ 1
                                              ; indicates receive done
                        65
  0002
                            rxoverrun equ 2
rip equ 4
                                              ; indicates receive overflow
                        66
  0004
                        67
                                              ; receive in progress flag
  0002
                           rcve_buf: dsb 1000; used to double buffer receive data
                        68
                        69
                            rove req: dsb 1 ; used to deserialize receive
  0004
                        70 sample_time: dsw 1 10; records last receive sample time DX
                        71
  0006
                        72
                                       dsw 1 Holds the output character+framing (start and
                            serial_out:
  SISS BOOSID
                             73
  0008 21000
                        74 baud_count:
                                              ; of T1 ticks.
                        75
                        76 txd_time: dsw 1000; Transition time of last Txd bit that was
  000A
                        77
                                              ; sent to the CAM
                        78 char: W
  0000
                                      dsb 1 ; for test only
                        79
                           COMMANDS ISSUED TO THE HSD UNIT
                        80
                        0035
                        83 mark_command equ
                                              0110101b
                                                         ; timer1, set, interrupt on 5
    0015
                        84 space command equ
                                              0010101b
                                                         ; timer1, clr, interrupt on 5
    0018
                        85 sample_command equ 0011000b
                                                         ; software timer O
                   183 86
                        87
                           $eject
```

```
2080
                                      cseg at 2080h
                          88
                          89
2080
                          90
                          91
                              ; The 8096 starts executing here on reset, the program will initialize the
                               ; the software serial port and run a simple test to excercize it.
                          92
                          93
2080 FA
                          94
                                             sp. #OfOh
2081 A1F00018
                          95
                                      1 d
2085 C9C012
                          96
                                      push
                                              #4800
                                Barne Call
2088 EF0000
                          97
                                              setup_serial_port_
                                              int_mask, #01101100b ; serial, swt, hso, hsi
208B B16C08
                          98
                                      ldb
208E FB
                          99
                                      Pi
                          100
                                              bx. serial out : put the formatted character in serial out [cx]
208F 000050
                          101
                               test1:
                         102
                              A simple test of the serial port routines.
                         103
                               ; While no characters are received an incrementing pattern is sent to the
                          104
                         105
                               ; serial output. When a character is received the incrementing pattern
                               ; "jumps" to the character receved and proceeds from there.
                         106
                         107
                                                           Carriage return
                                              equ
 OOOD
                                      CR
                                                     ODH
                         108
208F B10D0C
                         109
                                      ldb
                                              char, #CR
2092
                               testiloop:
                         110
                                              ax, char so so small asiray bour
2092 ACOC1C
                                      ldbze
                         111
2095 CB1C
                         112
                                      push
                                              ax
2097 EF3000
                         113
                                      call
                                              char_out
                         114
                                              char, #CR
                                                          ; Pause on Carriage return
209A 990DOC
                         115
                                      cmpb
                                             nopause
209D D706
                                      bne
                         116
209F 011C
                          117
                                      clr
                                              ax . - B
20A1
                         118
                               pause:
                                              ax pns
20A1 071C
                         119
                                      inc
                                              banze command #mark_command
20A3 D7FC
                          120
                                      bne
                               nopause:
20A5
                         121
                         122
                                             csts ; char ready?
20A5 170C
                         123
                                       incb
20A7
                         124
                                      call
20A7 EF4400
                         125
20AA 98001C
                         126
                                      cmpb
20AD DFE3
                         127
                                              test1100p
                                                            caroniage loop if not
                                      be
20AF EF4C00
                    R
                                      call
                                              char_in
char,al
                         128
20B2 B01C0C
                         129
                                      1db
                                      br
20B5 27DB
                         130
                                              test1loop
                          131
                               $eject
```

```
0000
                           133
                                         cseq
                           134
0000
                           135
                                setup_serial_port:
                                ; Called on system reset to intiate the software serial port.
                           136
                           137
0000 CC22
                           138
                                                                 ; the return address
                                         pop
                                                 CX
                                                                 ; the baud rate (in decimal)
0002 CC20
                           139
                                         pop
                                                 bx
                                                 dx, #0007h
                                                                 ; dx:ax:=500,000 (assumes 12 Mhz crystal)
0004 A107001E
                           140
                                         1 d
0008 A120A11C
                           141
                                         1 d
                                                 ax, #0A120h
                                                                 ; calculate the baud count (500,000/baudrate)
000C BC201C
                           142
                                                 ax, bx
                                         divu
                                         st
                                                 ax, baud_count
000F C00B1C
                     R
                           143
0012 000600
                           144
                                                 O, serial out
                                         st
                                                                ; clear serial out
                                                 ioc1, #01100000b; Enable HSD. 5 and Txd
0015 B16016
                           145
                                         ldb
0018 3E15FD
                                                                 ; Wait for room in the HSO CAM
                           146
                                         bbs
                                                 1050,6,$
                                                                 ; and issue a MARK command.
                           147
001B 44140A0A
                           148
                                         add
                                                 txd time, timer1, 20
                                                 hso_command, #mark_command
001F B13506
                           149
                                         ldb
0022 A00A04
                     R
                           150
                                                 hso_time, txd_time
                                         1d
                                                 rcve_buf
0025 1102
                                         clrb
                                                                ; clear out the receive variables
                     R
                           151
0027 1103
                     R
                           152
                                         clrb
                                                 rcve_reg
                                         clrb
0029 1101
                     R
                           153
                                                 rcve_state
                                                                 ; setup to detect a start bit
002B EF4800
                           154
                                         call
                                                 init_receive
002E E322
                           155
                                                 [cx]
                                                                 ; return
                           156
                                $eject
                           157
                                ,
                                 char_out:
                           158
                                 ; Output character to the software serial port
                           159
                           160
0030 CC22
                           161
                                                               ; the return address
                                                 DX 00H
                                                               ; the character for output
0032 CC20
                           162
                                         pop
                                                            ; add the start and stop bits
0034 B10121
                           163
                                         ldb
                                                 (bx+1), #01h
                                                 bx,bx ; to the char and leave as 16 bit
0037 642020
                           164
                                        add
AEOO
                           165
                                 wait_for_xmit
                                                 serial_out,O ; wait for serial_out=O (it will be cleared by
003A 880006
                                 cmp cmp
                           166
                                                 wait_for_xmit ; the hso interrupt process)
003D D7FB
                           167
                                         bne
003F C00620
                           168
                                        st
                                                 bx, serial_out
                                                               ; put the formatted character in serial_out
                                                 [cx]
                                                                 ; return to caller
0042 E322
                           169
                                         br
                           170
                                j
                           171
                                csts:
                                 ; Returns "true" (ax<>0) if char_in has a character.
                           172
                           173
0044 011C
                                         clr
                           174
0046 300102
                           175
                                         bbc
                                                 rcve_state, O, csts_exit
0049 071C
                           176
                                         inc
                                 csts exit: dare serial port and run a simple test to excercize it
004B
                           177
004B F0
                           178
                                 The body starts executing here on reset, the program will intilline the
                           179
004C
                                 char_in:
                           180
```

132

```
; wait for character ready
                         182
                         183
004C 3001FD
                                            rove state, O, char in
                         194
                                      hhe
004F F2
                         185
                                    pushf
                                                           ; set up a critical region
                    P
                                             rove state, #not(rxrdu)
0050 71FE01
                         186
                                    andb
0053 AC021C
                   R
                         187
                                     ldbze al, rcve buf
0056 F3
                                    popf leave the critical region
                         188
                                     ret 5 50094
0057 FO
                         189
                         190
                              $eject
                         191
0058
                         192
                             hso isr:
                              ; Fields the hso interrupts and performs the serialization of the data.
                         193
                             ; Note: this routine would be incorporated into the hso service strategy
                         194
                                     for an actual system.
                         195
                         196
                        197
                                             at 2006h
2006
                                    cseq
2006 5800
                        198
                                    dcw
                                             hso isr
                                                           ; Set up vector
                        199
0058
                         200
                             bara per cseg
0058 F2
                         201
                                    pushf
                                    add
0059 64080A
                  R
                         202
                                             txd time, baud count
005C 880006
                         203
                                    cmp
                                            serial_out,O ; if character is done send a mark
OOSF DFOD
                         204
                                    be
                                            send mark
                                            serial out, #1 ; else send bit O of serial out and shift
0061 080106
                   R
                         205
                                    shr
0064 DB08
                         206
                                    bc
                                             send_mark ; serial_out left one place.
0066
                         207
                              send space:
                                    1db
0066 B11506
                         208
                                             hso command, #space command
0069 A00A04
                         209
                                     1d
                                             hso time, txd time
                                             hso_isr_exit
0060 2006
                         210
                                     hr
006F
                         211
                              send mark:
006E B13506
                         212
                                    ldb
                                             hso command, #mark command
                         213
                                             hso time, txd time
0071 A00A04
                                    - 1d
                         214
0074
                        215
                              hso_isr_exit:
0074 F3
                         216
                                   popf
0075 FO
                         217
                                      ret
                         218
                              $e ject
                         219
0076
                         220
                              init receive:
                         221
                              ; Called to prepare the serial input process to find the leading edge of
                         222
                             i a start bit.
                         223
0076 B10015
                         224
                                     1db
                                             ioc0, #00000000b
                                                                  ; disconnect change detector
0079 B12003
                         225
                                   ldb
                                             hsi_mode, #00100000b
                                                                  ; negative edges on HSI. 2
007C
                         226
                              flush fifo:
007C 901600
                   R
                       227
                                    orb
                                          ios1_save, ios1
007F 37000B
                   R
                        228
                             bbc ios1_save, 7, flush_fifo_done
                                   ldb
                                          al, hsi_status
0082 B0061C
                         229
                                    ld. ax.hsi_time
0085 A0041C
                        230
                                                               ; trash the fifo entry
```

; Get a character from the software serial port

181

; clear bit 7.

0088 717F00

2310

R

andb

```
008B 27EF
                                             flush_fifo
                        232
                                     brigo
0080
                        233
                              flush fifo done
                                             ioc0, #00010000b
008D B11015
                                                                    ; connect HSI. 2 to detector
                        234
                                     1db
0090 FO
                        235
                                     ret
                        236
                        237
                        238
0091
                        239 hsi_isriete pre
                        240
                             ; Fields interrupts from the HSI unit, used to detect the leading edge
                        241
                             ; Note: this routine would be incorporated into the HSI strategy of an actual
                        242
                        243 ; system.
                        244 ;
                                     cseg at 2004h
2004
                        245
2004 9100
                        246
                               use sdcw hsi_isr
                                                                    ; setup the interrupt vector
                  R
                        247
                        248
0091 F2
                        249
                                      pushf
0092 CB1C
                        250
                                push
0094 B0061C
                        251
                                     ldb
                                             al, hsi_status
0097 A00404
                        252
                                     1 d
                                             sample_time, hsi_time
                                             al, 4, exit_hsi wabaca compa
009A 341C15
                        253
                                     bbc
009D 3F15FD
                        254
                               esue abbs
                                             1050,7,$
                                                                   ; wait for room in HSO holding reg
                                                              send out sample command in 1/2
00A0 A0081C
                        255
                                      1d
                                             ax. baud_count
00A3 08011C
                                             ax, #1 groom ar
                                                             size is bit time, of series one and anti-
                        256
                                     shr
00A6 641C04
                        257
                                             sample_time,ax
                                     add
                                             hso_command, #sample_command_comb as gous aspq a ways
00A9 B11806
                                     ldb
00AC C00404
                        259
                                     stage
                                             sample_time.hso_time
00AF B10015
                        260
                                     1db
                                             ioc0, #00000000b
                                                                    ; disconnect hsi. 2 from change detector
00B2
                        261 exit_hsi: 200
OOB2 CC1C
                        262
                                     pop
00B4 F3
                        263
                                      popf
00B5 F0
                        264
                                     ret
                        265 $e lect
                        266 ;
00B6
                            software_timer_isr:
                        267
                            ; Fields the software timer interrupt, used to deserialize the incomming data
                        268
                             ; Note: this routine would be incorporated into the software timer stategy
                        269
                        270
                             ; in an actual system.
                        271 / select
                                     cseg at 200ah
200A
                        272
200A B600
                        273
                                     dcw software_timer_isr ; setup vector
                  R
                        274
00B6 11E01
                        275
                                     cseg
00B6 F2
                                     pushf
                        276
00B7 901600
                                             ios1_save, ios1
                  R
                                     orb
                        277
                                           ios1_save,ios1
ios1_save,#not(O1h) ; clear bit O
O,rcve_state,#Ofch ; All bits except rxrdy and overrun=O
00BA 71FE00
                        278
                                     andb
                  R
OOBD 51FC0100
                        279
                                    andb O, rcve_state, #Ofch
                                bne process data soumers serial bour
00C1 D70C
```

ios1\_save, #not(80h)

```
281 process_start_bit:
0003
                                sub bbc
00C3 350604
                           282
                                               hsi_status, 5, start_ok
00C6 2FAE
                           283
                                        call
                                                init_receive
00CB 2032
                           284
                                        br
                                                software_timer_exit
                               start_ok:
                          285
OOCA
00CA 910401
                                       orb
                                                rove_state, #rip ; set receive in progress flag
                                                schedule sample
00CD 2021
                          287 brand brand
                          288 1700 00
OOCF
                           289 process_data:
                                                rcve_state, 7, check_stopbit
00CF 3F010E
                     R
                          290
                                       bbs
                          291 ----
00D2 180103
                     R
                                               rcve_reg, #1
                                        shrb
                          292 00001
00D5 350603
                                                hsi_status, 5, datazero
                                        bbc
00D8 918003
                          293 orb
                                                rcve_reg. #80h ; set the new data bit
OODB
                          294 datazero:
OODB 751001
                     R
                           295
                                       addb
                                                rove state, #10h ; increment bit count
                                                schedule_sample serios tor 5 18 clocks perore wode 1
OODE 2010
                           296
                                        br
                          297 018 555
OOEO
                              check_stopbit:
                           298
                                                hsi_status, 5, $ ; DEBUG ONLY
00E0 3506FD
                           299
                                        bbc
                                               rove_buf, rove_reg tor PHA edges in model before mode0
                     R
                          300
                                        1db
00E3 B00302
00E6 910101
                     R
                          301
                                        orb
                                                rcve_state, #rxrdy
                                                rcve_state, #O3h ; Clear all but ready and overrun bits
00E9 710301
                     R
                          302
                                        andb
00EC 2F88
                          303
                                        call
                                               init_receive street to have sides in modes perfore moder software_timer_exit
                          304
OOEE 200C
                                        br
                          305
00F0
                          306
                              schedule_sample:
                                               iosO,7,$ ; wait for holding reg empty
00F0 3F15FD
                          307
                                       bbs
OOF3 B11806
                          308
                                        ldb hso_command, #sample_command
00F6 640804
                     R
                                                sample_time, baud_count
                          309
                                        add
OOF9 C00404
                     R
                          310
                                  st
                                               sample_time, hso_time
                              software_timer_exit:
                          311
OOFC
                          312
OOFC F3
                          313
                                        popf
OOFD FO
                          314
                                        ret
                          315
                          316
                                 USE WITH C-STEP OF later parts
OOFE
```

ASSEMBLY COMPLETED, NO ERROR(S) FOUND.

BOURCE FILE FR3 MOTCON AND DEJECT FILE FR3 MOTCON OBJ CONTROLS SPECIFIED IN INVOCATION COMMAND, MOSS

BERIES-III MCS-SE MACRO ASSEMBLER, VI O

APPENDIX D MOTOR CONTROL PROGRAM

# APPENDIX D MOTOR CONTROL PROGRAM

SERIES-III MCS-96 MACRO ASSEMBLER, V1 0

SOURCE FILE: :F3: MOTCON, A96
OBJECT FILE: :F3: MOTCON, OBJ

USE WITH C-STEP or later parts  USE WITH C-STEP or later parts  December 20, 1984  SINCLUDE (DEMD96. INC)  =1 8 \$nolist ; Turn listing off for include file	
4 5 December 20, 1984 6 December 20, 1984 6 7 \$INCLUDE(DEMD96 INC) = 1 8 \$nolist ; Turn listing off for include file	
December 20, 1984  6  7 \$INCLUDE(DEMO96:INC)  =1 8 \$nolist; Turn listing off for include file	
6 7 \$INCLUDE(DEMO96.INC) =1 8 \$nolist; Turn listing off for include file	
7 \$INCLUDE(DEMO96.INC) =1 8 \$nolist; Turn listing off for include file	
=1 8 \$nolist; Turn listing off for include file	
-1 0 Photist / Tork listing of for Include file	
OOLA COOMON =1 56 are ; End of include file	
마스트 등 전통하게 경험하게 있는 것이 되는 것이 되는 역을 하는 사람에서 보는 사람들이 되었다. 이 전환 전환 경험을 위한 경험을 위한 경험을 위한 경험을 위한 사람들이 되었다. 그는 사람들이 다른 사람들이 되었다면 하는 것이다. 그는 사람들이 되었다면 하는 것이다면 하	
Fig. 1980 and the state of the	
OO1E 60 min_hsi1_t equ 30 ; min period for PHA edges in model before mod	e2
61 202	
003C 62 min_hsi_t equ 2*min_hsi1_t	
ODEC SEGN 63 min period for PHA edges in modeO before mod	e1
00EA \$10301 64 305 5050 1030 1 3050 1	
0069 65 max hsil t equ 3*min hsil t + min hsil t/2	
OSES BOOSOS 66 300 yes i max period for PHA edges in model before mod	e0
OCEO 3209ED 67 See per ser ser ser ser ser ser ser ser ser s	
OOEO 68 SAR CHACK SCORATE	
006E 69 HSOO_dly_period equ 110 ; delay for HSO timer 0 (timed count of pu	lses)
00DE 5010 70 see accessors is min period for 5 T2 clocks before mode 1	
OOFA 72 swt1_dly_period equ 250 ; delay for software timer 1	
OOFA 72 swt1_dly_period equ 250 ; delay for software timer 1	
OOFA 8003 73 swt2_dly_period_equ 250 ; delay for software timer 2	
OOFF 75 max brake equ Offh	
1000 100103	
04B0 77 brake_pnt equ 1200 0064 78 position_pnt equ 100	
[1]	
transfer and a	
OCCA 910401 '80 285 orb reventate brip : set receive in progress Flag	
000 0000 -1 0000	
0024 5035 82 RSEG at 024H pt autemate 1886 exit	
0024 30004 84 585 tmp: ppc dsl 1	
0028 85 timer_2: dsl 1	

```
0020
                                                         dsl 1
                             86
                                          tmr2_old:
0030 BILLIO
                             87
                                          position: observeds1 1
0034 BIELDE
                             88
                                          des_pos: bough andsl 1
0038
                            89
                                          pos_err:
                                                         dsl 1
003C D5L9
                            90
                                          delta_p: qored
                                                         dsl 1
0040 880000
                            91
                                          time: publicular 1
0044 E098LD
                            92
                                          des_time: des dsl 1
0048 0000
                            93
                                          time_err: dsl 1
                                          cirb direct
id tmpl. #6000
                            94
                            95
                                 $EJECT
                                          last_time_err: dsw 1064H
OOAC BILLIA
                            97
                                         last_pos_err:
004E VILOCOIS
                                                         dsw 1
                            98
                            99
0050
                                          pos_delta:
                                                          dsw 1
0052
                            100
                                          time_delta:
                                                         dsw 1
0054
                            101
                                          last_pos:
                                                         dsw 1
                                 escape last1_time:
0056
                            102
                                                         dsw 1
0058
                            103
                                         last2_time:
                                                         dsw 1
005A
                            104
                                                         dsw 1
                                 par o boost:
                                         boost:
005C
                            105
                                                         dsw 1
005E
                            106
                                         out_ptr:
                                                         dsw 1
0060 1050
                                          offset:
                            107
                                                         dsw 1
0062 1050
                                         nxt_pos: aes box
                           108
                                                         dsw 1
                                         rpwr: aderew
0064 5055
                            109
                                                         dsw 1
0066 1050
                            110
                                         old_t2: par o dsw 1
                           111
                                         direct: war osp
0068
                            112
                                                                 ; 1=forward, O=reverse
0069
                                         pwm_dir: geog gos
                           113
                                                         dsb 1
006A 0055
                           114
                                         hsi_so:
                                                         dsb 1
                                         last_stat:
006B
                            115
                                                         dsb 1
0060
                            116
                                         pwm_pwr:
                                                         dsb 1
                                                         dsb 1
006D
                           117
                                         ios1_bak:
                                                         DSB 1 ; COLLECT TRACE IF TR_COL=00
                                         TR_COL:
006E
                            118
006F
                           119
                                         main_dly:
                                                          dsb:1918 times & routine enter/leave
                            120
                                         max_pur:
0070
                            121
                                                         dsw.1 ale times O routine entarlisave
0072
                            122
                                         max_brk:
                                                         dsw 1 Antijom goodja
0074
                            123
                                                         dsw 1 Ladisw saddie
                                         max_hold:
0076
                            124
                                         vel_pnt:
                                                         dam' jare timer 2 routine entervisave
                                                         dsw 1
0078
                            125
                                         brk_pnt:
007A
                            126
                                                         dsw.1 0 moder | modes | or o
                                         pos_pnt:
007C
                            127
                                         HS00_dly:
                                                         dsw 1
                                                         dsw 1
007E
                            128
                                         swt1_dly:
0080
                            129
                                         swt2_dly:
                                                          dsw 1
0082
                                                         dsw 1
                            130
                                         min_hsi:
0084
                            131
                                         min_hsi1:
                                                         dsw 1
0086
                            132
                                         max_hsi1:
                                                          dsw 1
                            133
                           134
0100
                            135
                                 dseg at 100H
```

```
6-92
```

```
136
0100
                          137
                               mode_view:
                                              dsb
                                                      1
0102
                          138
                                              dsw
                                                      1
                               count_out:
0104
                          139
                               err_view:
                                               dsw
                          140
                          141
                               $eject
                          142
                          143
                                       PIN#
                                             PORT
                                                      FLAG USAGE
                          144
                          145
                                              P1. 0
                                                      modeO O
                          146
                                                             model 1 mode2 1 or 0
                                       23 - 604
                                              P1. 1
                          147
                                                      0 0 1 1
                                              P1. 2
                          148
                                       24
                                                      software timer 2 routine enter/leave
                                       25 707
                                              P1. 3
                          149
                                                      Main program toggle
                          150
                                       26
                                              P1. 4
                                                      HSI overflow toggle
                                              P1. 5
                          151
                                       37
                                                      software timer O routine enter/leave
                                              P1. 6
                          152
                                       38
                                                      hsi int enter/leave
                                       39
                                              P1. 7
                          153
                                                      software timer 1 routine enter/leave
                          154
                                       40
                                              P2. 6
                                                      Input direction (O=reverse, 1=forward)
                                              P2. 7
                          155
                                       45
                                                      direction O=rev, 1=fwd
                          156
                                       atagre
2000
                          157
                               cseg
                                              2000H
                                       dcw .
2000 0022
                          158
                                              timer_ovf_int
2002 1020
                                       dcw and
                                              atod_done_int
                          159
                                              hsi_data_int
2004 0424
                          160
                                       dcw
2006 8022
                          161
                                       dcw
                                              hso_exec_int
2008 1020
                                       dew
                          162
                                              hsi_O_int
                          163
200A 2022
                                              soft_tmr_int
                                       dcw
2000 1020
                          164
                                       dcw ser_port_int
200E 1020
                          165
                                       dcw external_int
                          166
2010
                               atod_done_int:
                          167
2010
                          168
                               hsi_O_int:
2010
                          169
                               ser_port_int:
                               external_int:
2010
                          170
                          171
2080
                          172
                               cseg
                                       at 2080H
                          173
                                       baa qajaa:
                                       1d sp. #OFOH
2080 A1F00018
                          174
                               init:
2084 B1FF17
                          175
                                       ldb pwm_control, #OFFH
                          176
2087 1168
                          177
                                       clrb
                                              direct
2089 A170175C
                          178
                                       1d
                                              tmp1, #6000
                                                                    ; wait about 3 seconds for motor
208D 055C
                          179
                                       dec tmp1
                                                             ; to come to a stop
208F E068FD
                          180
                                                               ; wait 0.512 milliseconds
                                       dynz direct, $
2092 88005C
                          181
                                              tmp1, zero
                                       cmp .
                                       ggt delay
2095 D2F6
                          182
                          183
2097 B1FF0F
                          184
                                       ldb port1, #OFFH
                                       1db port2, #OffH
209A B1FF10
                          185
```

```
186
209D B12516
                                                           ldb
                                                                         IOC1, #00100101B; Disable HSO. 4, HSO. 5, HSI INT=first,
                                                                          Enable PWM, TXD, TIMER1_OVRFLOW_INT
                                   187
                                                                                      tosi bak, 1, chk su
                                   188
                                   189
                                                                         Port1, #11111100B
20A0 71FCOF
                                                           andb
                                                                                                                  ; clear P1. O, 1 (set mode O)
20A3 B19903
                                   190
                                                           ldb
                                                                         HSI_mode, #10011001B
                                                                                                                 ; set hsi. 1, 3 -; hsi. 0, 2 +
20A6 B15715
                                   191
                                                           ldb
                                                                         192
                                                                         THE TORY PAR OF CHE REST T2 CLOCK=T2CLK, T2RST=T2RST
                                   193
                                                                                                                   ; Clear timer2
                                             $eject
                                   195
                                   196
                                                           1d zero, hsi time
20A9 A00400
20AC 0140
                                   197
                                                           clr
                                                                         time
                                                                         time+2
20AE 0142
                                   198
                                                           clr
                                   199
                                                           clr
                                                                         timer_2 5550H
20B0 0128
                                                                         timer 2+2
20B2 012A
                                   200
                                                           clr
20B4 0130
                                   201
                                                          clr
                                                                         position therest attacks the same and the sa
20B6 0132
                                   202
                                                          clr
                                                                         position+2/HE LINER INLEBURGE SERVICE ROLLINE
20B8 0154
                                   203
                                                          20BA 0134
                                   204
                                                           clr
                                                                         des_pos
20BC 0136
                                   205
                                                          clr
                                                                         des_pos+2
                                                                         des_time
20BE 0144
                                   206
                                                          clr
2000 0146
                                   207
                                                          clr
                                                                         des time+2
20C2 A00A56
                                   208
                                                         1 d
                                                                         last1_time, Timer1
                                   209
                                                          sub last2_time, last1_time, #800H
2005 4900085658
                                                                         ios1_baktorr pay allogitits
20CA 116D
                                   210
                                                          clrb
                                   211
                                                           clrb
                                                                         int_pending
20CC 1109
                                                                         out_ptr. #1FOH TE 2 COL THE GOUS
                                                          1d
20CE A1F0015E
                                   212
                                                                         min_hsi, #min_hsi_t
20D2 A13C0082
                                   213
                                                         1 d
                                                                         min hsil, #min hsil t
20D6 A11E0084
                                   214
                                                         · 1d
                                                                         max_hsil, #max_hsil_t
20DA A1690086
                                   215
                                                          1 d
                                                          1d HSOO_dly, #HSOO_dly_period
20DE A16E007C
                                   216
                                                                         swt1_dly, #swt1_dly_period
20E2 A1FA007E
                                   217
                                                           1 d
20E6 A1FA00B0
                                   218
                                                          1 d
                                                                         swt2_dly, #(swt2_dly_period)
                                   219
                                                          1 d
                                                                         max_pwr, #max_power
20EA A1FF0070
                                                          1d
                                                                        max brk, #max brake
                                   220
20EE A1FF0072
                                   221
                                                          1d
                                                                         max_hold, #maximum_hold IM-EBBABI PERAICE
20F2 A1800074
                                                           1d brk_pnt, #brake_pnt
                                   222
20F6 A1B00478
                                   223
                                                           1 d
                                                                         pos pnt, #position pnt
20FA A164007A
                                   224
                                                           1 d
                                                                         vel_pnt, #velocity_pnt
20FE A1100076
                                   225
2102 A1002962
                                                           1d aca
                                                                         nxt_pos, #pos_table
2106 B0006C
                                   226
                                                          1 d b
                                                                         pwm pwr, zero
                                   227
                                                                         pwm dir, #O1h
                                                                                                                   ; FORWARD
2109 B10169
                                                           ldb
                                   228
                                                                         int_mask, #00101101B
                                                                                                                 ; Enable tmr_ovf, hsi, swt, HSO, interrupts
                                   229
                                                           1 d b
210C B12D08
                                                                         hso_command, #30H ; set HSO_O
210F B13006
                                   230
                                                           ldb
                                   231
                                                           add
                                                                         hso time, timer1, HSOO dly
2112 447COAO4
2116 FD
                                   232
                                                           nop
2117 FD 00000
                                   233
                                                           NOP
                                                                         hso_command, #39H set swt_1
2118 B13906
                                   234
                                                           ldb
                                   235
                                                           add
                                                                         hso_time, timer1, swt1_dly
211B 447E0A04
```

```
211F FD
                    236
                              nop
2120 FD F0V0V
                    237
                              nop time timeri swill div
2121 B13A06
                    238
                              1db hso_command, #3AH set swt_2
2124 44800A04
                    239
                              add hso_time, timer1, swt2_dly
                    240
2128 A00A40
                    241
                              Id time, TIMER1
212B A00C2C
                              ld o thr2_old, timer2
                    242
212E FB
                   243
                              eint mask, modicilots . . I Enable ter ovf. hat, suc. Had interrupts
                    244
212F E7CE06
                    245
                              br main_prog
                   246
                   247
                        $eject
                   248
                   249
                   250
                        251
                        ;;;;; WEX POID SUBSECUTIMER INTERRUPT SERVICE
                                                             1111111111
                   252
                        253
2200 MIE 40000
                   254
                              CSEG AT 2200H
                        timer_ovf_int: 118 SHRUD 018 Deales
                   255
2200
                   256
2200 F2
                             push fratt was a person
                   257
   AITEOOBA
                   258
2201 90166D
                   259
                              orb ios1 bak, IOS1
2204 356D05
                   260
                        chk_t1: jbc ios1_bak, 5, tmr_int_done
2207 0742
                             inc time+2
                   261
2209 71DF6D
                   262
                              andb | ios1_bak; #110111111B ; clear bit 5
550C 4900UB 543B
                   263
                        tmr_int_done:5 [188 | 1884] free aBOOM
220C F3
                   264
220D F0
                              ret : End of timer interrupt routine
                   265
                  266
                  267
                  268
                   269
                        270
                        SOFTWARE TIMER INTERRUPT SERVICE ROUTINE
                   271
                        272
2220
                  273
                              CSEG AT 2220H
20AC 0140
                   274
                   275
2220 400400
                   276
                        soft_tmr_int: per gree
2220 F2
                   277
                              pushf
2221 90166D
                   278
                              orb
                                   ios1_bak, IOS1
2224
                   279
                        chk_swtO:
                             jbc iosi bak, O, chk swtls crock-ische isser-isval
2224 306D03
                  280
2227 71FE6D
                   281
                              andb fost_bak, #11111110B Clear bit O - end swtO
                   282
                        1799
                             call swtO_expired
222A ---
                   283
                        chk_swt1:59401 #171711100B
222A 316D06
                   284
                             222D 71FD6D
                   285
                              IDC1, #00100101E : Disable : MBD. A. HBD. 5, HB1 INT=F17=5
```

```
2230 FFCD03
                       284
                               call.
                                          swt1 expired
2233
                       287
                            chk swt2:
2233 326D06
                       288
                                          ios1 bak, 2, chk swt3
                                   Ibc
2236 71FB6D
                       289
                                          ios1 bak, #11111011B
                                   andb
                                                              ; Clear bit 2
2239 EF4401
                       290
                                   call
                                          swt2 expired
223C
                       291
                            chk swt3:
223C 346D03
                       292
                                   Ibc
                                          ios1 bak, 4, swt int done
223F 71F76D
                       293
                                          ios1 bak, #11110111B ; Clear bit 3
                                   andb
                                         swt3_expired
                       294
                            ; call
                       295
2242
                       296
                            swt int done:
                                popf W1 STEOM
2242 F3
                       297
                            ret ; END OF SOFTWARE TIMER INTERRUPT ROUTINE
2243 FO
                       298
                       299
                       300
                        301
                       302
                             SOFTWARE TIMER ROUTINE 0
                       303
                                               NOW USING HSD. O TO TRIGGER
                       304
                            306
                                   CSEG AT 2280H #1101111118
                       307
                       308
                                                       ; Check mode - Update position in mode 2
2280
                       309
                            hso_exec_int:
                       310
2280 F2
                                   PUSHE
                       311
2281 B13006
                       312
                                   ldb
                                          HSD COMMAND, #30H
                                          HSO_TIME, TIMER1, HSOO_dly
2284 447COAO4
                       313
                                   add
                       314
                            cre per orb
2288 91200F
                       315
                                          port1, #00100000B
                                                             ; set P1.5
228B A00C28
                       316
                                   1d
                                          Timer 2, TIMER2
228E 390F18
                       317
                                   Jbs
                                          Port1, 1, in_mode2
                       318
2291
                            in_mode1:
                       319
                                          tmp1, Timer_2, old_t2 ; Check count difference in tmp1
2291 4866285C
                                 sub
                                          tmp1,#2 Check count diff
end_swt0
2295 8902005C
                       321
                                   cmp
2299 D94C
                       322
                                   ih
                                          Porti aillillois
                            set_modeO:
229B
                       323
                                          Port1, 0, end_swt0
Port1, #11111100B
                                                            ; if already in mode O
229B 300F49
                       324
                                 Jbc
229E 71FCOF
                                   andb
                                                             ; Clear P1. O, P1. 1 (set mode O)
                       325
22A1 B15515
                       326
                                   ldb
                                          IOCO, #01010101B
                                                             ; enable all HSI
                                                             : Check count difference in tmp: : sat model if count is too low
22A4 B0006B
                                   ldb
                                          last_stat, zero
                                          end_swt0
22A7 203E
                       328
                       329
                            in_mode2:
                       330
22A9
                                                                    ; get timer2 count difference
22A9 482C283C
                       331
                             Sub
1d
                                          delta p, timer 2, tmr2 old
22AD A0282C
                       332
                                          tmr2_old.timer_2
                       333
2280 306808
                                   Jbc
                                          direct, O, in rev
```

```
22B3 643C30
                               in_fwd: add
                                             position, delta p
22B6 A40032
                         337
                                   addc
                                             position+2, zero
22B9 2006
                         338
                                             chk_mode
                                      br
                         339
22BB 683C30
                         340
                               in rev: sub
                                              position, delta p
                                             position+2, zero 4915 oje 482 fiveA5 comut gratereuce
22BE A80032
                         341
                                      subc
                         342
                         343
                               chk_mode:
22C1 4866285C
                        344
                                              tmp1, Timer_2, old_t2
                                                                   ; Check count difference in tmp1
                                             tmp1,#5
end_swtO
22C5 8905005C
                         345
                                                                   ; set model if count is too low
                                     cmp
2209 D210
                                                                   ; count <= 5
                         346
                                      jgt
                                             Porti d. end swad
                                                                   ; if already in mode 0 ; Clear Pi O. Pi i (set mode 0)
                         347
22CB 300E48
                               set_mode1:
                         348
                                                                   ; Clear P1. 1, set P1. 0 (set mode 1)
22CB 71FDOF
                         349
                                             Port1, #11111101B
                                    andb
22CE 91010F
                         350
                                             Port1, #00000001B
                                      orb
22D1 B10515
                                             IOCO, #00000101B
zero, HSI_TIME
                                                                   ; enable HSI O and 1
                         351
                                      ldb
22D4 A00400
                         352
                                      1d
                              in_modelenp
22D7 48840A56
                         353
                                              last1_time, Timer1, min_hsi1
                                             ; set up so (time-last2_time)>min_hsi1 on next HSI
                         354
                             $EJECT
                         355
                         356
22DB
                                             ZERO, HSI_TIME
                                      ld
22DB A00400
                         358
                                             ios1 bak, #01111111B ; clear bit 7
22DE 717F6D
                         359
                                      andb
22E1 90166D
                         360
                                     orb
                                             ios1_bak, ios1
                                      Jbs
                                             ios1_bak,7,clr_hsi ; If hsi is triggered then clear hsi
22E4 3F6DF4
                         361
                         362
                             end_swtO:
22E7
                         363
22E7 A02866
                                    1 d
                                            old_t2, TIMER_2
                                      andb port1, #11011111B
                                                                 ; clear P1.5
22EA 71DF0F
                         365
                                     POPF
22ED F3
                         366
                                     ret
22EE FO
                         367
                         368
                         369
                         370
                               111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,111,11
                         371
                         372
                              SOFTWARE TIMER ROUTINE 2
                         373
                               374
                              CSEG AT 2380H
2380
                         375
                         376
2380
                         377
                               swt2_expired:
                                      pushf senso skores
2380 F2
                         378
                                             hso command, #3AH ; set swt_2
2381 B13A06
                         379
                                      ldb
2384 44800A04
                         380
                                      add
                                           hso_time, timer1, swt2_dly
                         381
2388 91040F
                         382
                                      orb
                                             port1, #00000100B
                                                                   ; set port 1.2
                                             out_ptr. #7ffH
238B 89FF075E
                                      cmp
                                             pulsing
238F D104
                                      bnh
                               CUK amc51d
2391 A1F0015E
                         385
                                             out_ptr, #1fOH
```

```
386
2395
                          387
                               pulsing:
2395 306E0C
                          388
                                      Jbc
                                             tr col, O, swt2 done
                          389
2398 C25F32
                          390
                                      st
                                              position+2, [out_ptr]+ ; position high, position low
239B C25F30
                          391
                                             position, [out_ptr]+
                                      st
                          392
239E C25F68
                          393
                                              direct, [out ptr]+
23A1 C25F6C
                          394
                                      st
                                             pwm_pwr, [out_ptr]+
                          395
                                                                   ; store 8 bytes externally
                          396
23A4
                          397
                         398
                               swt2_done:
23A4 48560A5C
                                              tmp1, timer1, last1 time
                         399
                                      sub
23A8 8900185C
                          400
                                      cmp
                                              tmp1, #1800H
                                              swt2_ret
23AC D104
                          401
                                      Jnh
                                                            ; keep (Timer1-last1_time)<2000H
                         402
                                             last1_time, #1000H
23AE 65001056
                          403
                                      add
23B2
                          404
                               swt2_ret:
                                             port1, #11111011B
23B2 71FB0F
                          405
                                      andb
                                                                   ; clear port1.2
23B5 F3
                         406
                               ces eco popf
23B6 F0
                               RESECT ret
                          407
                         408
                         409
                               $EJECT
                               410
                                             HSI DATA AVAILABLE INTERRUPT ROUTINE
                         411
                               11111
                         412
                               413
                               ; This routine keeps track of the current time and position of the motor.
                         414
                         415
                               ; The upper word of information is provided by the timer overflow routine.
                         416
2400
                         417
                                      CSEG AT 2400H
                                             br in_mode_
br no_int
2400 20CE
                                                                   ; used to save execution time for
                         418
                               now_mode_1:
                                                    in_mode_1
2402 2007
                               no_int1: cwbs
                         419
                                                                   ; worst case loop
                         420
                                             pushif erect at change dir.
2404 F2
                         421
                               hsi_data_int:
                                             port1, #01000000B
                                                                   ; set P1.6
2405 91400F
                         422
                                      orb
                               andb
2408 717F6D
                         423
                                             ios1 bak, #01111111B
                                                                   ; Clear ios1_bak. 7
240B 90166D
                         424
                                      orb
                                             ios1_bak, ios1
                                                                   ; If hai is not triggered then
240E 376DF1
                         425
                                      Jbc
                                             ios1_bak, 7, no_int1
                                                                   ; jump to no_int
                         426
                               get values:
2411
                         427
2411 A00C28
                         428
                                      1 d
                                             timer 2, TIMER2
                                             hsi_s0, HSI_STATUS, #01010101B
2414 5155066A
                         429
                                      andb
2418 A00440
                         430
                                      1d
                                             time, HSI_TIME
                         431
                                             port1. O. now_mode_1 ; jump if in mode 1
241B 380FE2
                                      Jbs
                         432
241E 5044
                         433
                              In_mode_O:
                         434
                                     Jbs
241E 386A0B
                         435
                                             hsi_sO,O,a_rise
```

2421	3A6A2C	436	Jbs	hsi_sO, 2, a_fall	
2424	3C6A4D	437	Jbs	hsi_sO, 4, b_rise	
2427	3E6A5A	438	Jbs	hsi_s0,6,b_fall	
242A	2094	439	br	no_cnt	
	GOLFS.	440			
	A0565B	441 a	rise: 1d	last2_time, last1_time	
242F	A04056	442	_1d	last1_time, time	
2432	685840	443	sub	time, last2_time	
2435	888240	444	cmp	time, min_hsi	
2438	D906	445	Jh	tst_statr	
		446 ;	et model-		
243A	91010F	447	orb	Port1, #00000001B	; Set P1.0 (in mode 1)
243D	B10515	448	ldb	IOCO, #00000101B	; Enable HSI O and 1
2440	301770	449 ts	t statr:		
2440	3E6B5B	450	Jbs	last_stat, 6, going_fwd	
2443	3C6B67	451	Jbs	last_stat, 4, going_rev	1 set P1 6
2446	3A6B50	452	Jbs	last_stat, 2, change_dir	
2449	98006B	453	cmpb cmpb	last_stat, zero	
244C	DF46		Je Je	first_time	; first time in modeO
244E	2782	455	br	no_int1	i used to save execution time for
		456	CSEG A	T 2400H	
2450	A05658	457 a	fall: ld	last2_time, last1_time	
2453	A04056	458	1d ·	last1_time, time	
2456	685840	459	sub	time, last2_time	ant time and position of the motor
2459	888240	460	cmp	time, min hsi	
245C	D906	461	Jh	tst_statf	
		462 ;	set model-	HST DATA AVAILABLE INTE	
245E	91010F	463	orb	Port1, #00000001B	; Set P1.0 (in mode 1)
2461	B10515	464	ldb	IOCO, #00000101B	; Enable HSI O and 1
		465 \$1	EJECT		
2464		466 ts	t_statf:		
2464	3C6B37	467	Jbs	last_stat, 4, going_fwd	
2467	3E6B43	468	Jbs	last_stat, 6, going_rev	
246A	386B2C	469	Jbs	last_stat, O, change_dir	
246D	98006B	470	cmpb	last_stat, zero	
2470	DF22	471	Je	first_time	; first time in modeO
2472	2057	472	br	no_int	
		473		empar eader as an as a game	
2474	386B27	474 b	rise: Jbs	last_stat, O, going_fwd	
2477	3A6B33	475	Jbs	last_stat, 2, going_rev	
247A	3E6B1C	476	Jbs	last_stat, 6, change_dir	i store & bytes externally
247D	98006B	477	cmpb	last_stat, zero	
	DF12	478	Je	first_time	; first time in modeO
2482	2047	479	br	no_int cons bruge	
		480			
2484	3A6B17	481 b	fall: jbs	last_stat, 2, going_fwd	
2487	386B23	482	Jbs	last_stat, O, going_rev	r position high, position low
248A	ЗС6ВОС	483	Jbs	last_stat, 4, change_dir	
248D	98006B	484	cmpb	last_stat, zero	
2490	DF02	485	laing le	first_time	; first time in modeO

```
2492 2037
                        486
                                    br
                                           no_int
                        487
2494
                        488
                             first time:
                                           hsi_sO,last_stat
done_chk ; add delta position
2494 C46B6A
                        489
                                   stb
2497 2072
                        490
                                    br
                        491
                        492
2499
                        493
                            change_dir:
2499 1268
                        494
                            ame; Text notb
                                           direct
249B 30680F
                        495
                             no_inc: jbc
                                           direct, O, going_rev
                        496
                             going_fwd:
                        497
249E 914010
                        498
                             orb.
                                        PDRT2, #01000000B ; set P2.6
                                           direct, #01
                             1db
24A1 B10168
                        499
                             add
24A4 65010030
                        500
                                           position, #01
                            galacs addc
24AB A40032
                        501
                                           position+2, zero
24AB 200D
                        502
                                    br
                                           st_stat
24AD
                        503
                             going_rev:
24AD 71BF10
                                          PORT2, #10111111B
                                                              ; clear P2.6
                        504
                                  andh
                                           direct.#00
24B0 B10068
                                   ldb
                                                               ; direction = reverse
                            sag Lan sub
                                           position, #01
2483 69010030
                        506
                                           position+2, zero
24B7 A80032
                        507
                                   subc
                        508
24BA
                        509
                             st_stat:
24BA C46B6A
                                           hsi_sO, last_stat
                        510
                             soo and stb
24BD
                        511
                            load_lasts:
                                           tmr2_old,timer_2 and
24BD A0282C
                       512
                              1d
                                                                ; clr bit 7
                            no_cnt: andb
                                           ios1_bak, #01111111B
24CO 717F6D
                        513
                                   orb
                                           ios1 bak, ios1
24C3 90166D
                        514
24C6 376D02
                        515
                                    Jbc
                                           ios1_bak, 7, no_int
                                           get_values
2409 2746
                        516
                            again: br
                        517
                                                               ; Clear P1.6
24CB 71BFOF
                        518
                            no_int: andb
                                           port1, #10111111B
                                    popf
24CE F3
                        519
                                           ; end of hsi_data interrupt routine
24CF FO
                        520
                                    ret
                                           ; Routine for mode 1 follows and then returns to "load_lasts"
                        521
                             $EJECT
                        522
                        523
                        524
24D0
                        525
                            In_mode_1:
                                                ; mode 1 HSI routine
                        526
                                           tmp1. hsi_s0. #01010000B
24D0 51506A5C
                        527
                                   andb
24D4 D7EA
                        528
                                           no_cnt
                                   Jne
24D6 \1 \ P5
                        529
                            cmp_time:
                                                               ; Procedure which sets mode 1 also
                        530
                                                               ; sets times to pass the tests
                                           last2_time, last1_time
24D6 A05658
                        531
                                    1 d
24D9 A04056
                        532
                                          last1_time, time
                                   1d
                        533
24DC 4858405C
                            cmp1: sub
                                          tmp1, time, last2 time
24E0 88845C
                        535
                                   cmp
                                          tmp1, min_hsi1
```

MCS®-96

```
24F5
                             set_mode_2:
24E5 91020F
                        539
                             orb
                                          Port1, #00000010B
                                                              ; Set P1. 1 (in mode 2)
                                          IOCO, #00000000B
24E8 B10015
                       540
                                   1db
                                                              ; Disable all HSI
                                                               ; empty the hsi fifo pos gode
24EB A00400
                        541
                            mt hsi: 1d
                                           zero, hsi time
24EE 717F6D
                        542
                             cob grandb
                                           ios1_bak, #01111111B
                                                              Laccinclear bit 7 wood 1 8720
24F1 90166D
                       543
                                           ios1_bak, ios1
                                   orb
24F4 3F6DF4
                       544
                                   Jbs
                                          ios1_bak,7,mt_hsi ; If hsi is triggered then clear hsi
                                   br
24F7 2012
                       545
                                           done_chk
                       546
24F9
                        547
                            check_max_time:
24F9 4858405C
                        548
                                   sub
                                           tmp1, time, last2 time
24FD 88865C
                        549
                             senec cmp
                                           tmp1, max_hsi1
                                                              ; max_hsi = addition to min_hsi for
                        550
                                           Bongras to word , total time . . senter to . rose lesse.
2500 D109
                        551
                                   Jnh
                                          done_chk par gops rucerunbs nongrue
                        552
2502
                       553
                            set_mode_O:
2502 71FCOF
                        554
                                 andb
                                          Port1, #11111100B
                                                              ; clear P1. O, 1 set mode O)
2505 B15515
                        555
                                   ldb
                                           IOCO, #01010101B
                                                              ; Enable all HSI
2508 B0006B
                       556
                                   1db
                                          last_stat, zero
                       557
250B
                            done_chk:
                                          delta p, timer 2, tmr2 old ; get timer2 count difference
250B 482C283C
                       559
                             sub
                             Total Salbc
250F 306808
                       560
                                          direct, O, add_rev
2512
                            add fwd:
                        561
                             add
2512 643030
                       562
                                          position, delta p
2515 A40032
                       563
                                   addc
                                          position+2, zero
2518 27A3
                       564
                                   br
                                          load_lasts
251A
                            add_rev:
                       565
251A 683C30
                       566
                                  sub
                                          position, delta p
                                          position+2, zero
251D A80032
                       567
                                   subc
2520 279B
                       568
                             Sorus br
                                          load lasts
                       569
                            $eject
                       570
                                          571
                            111111111111111111111111111111
                                           SOFTWARE TIMER ROUTINE 1
                       572
                            111111 140
                       573
                             574
2600
                       575
                             CSEG AT 2600H
                       576
2600
                       577
                             swt1_expired:
                       578
2600 F2
                       579
                                   pushf
2601 91800F
                       580
                                          port1, #10000000B
                                                               ; set port1.7
                                   orb
                       581
                                          int mask, #00001101B
                                                               ; enable HSI, Tovf, HSO
2604 B10D08
                       582
                                   ldb
                       583
2607 B13906
                       584
                                   1db
                                          HSO COMMAND, #39H
260A 447E0A04
                       585
                                   add
                                          HSO TIME, TIMER1, swt1 dlu
```

check\_max\_time

536

537

Jh

24E3 D914

```
time_err+2, des_time+2 ; Calculate time & position error
260E A0464A
                                          1 d
                            587
2611 A0363A
                            588
                                          1 d
                                                  pos_err+2, des_pos+2
2614 48404448
                                          sub
                            589
                                                  time_err, des_time, time
                                                                                   ; values are set
2618 A8424A
                            590
                                          subc
                                                  time_err+2, time+2
261B 48303438
                            591
                                          sub
                                                  pos_err, des_pos, position
261F A8323A
                            592
                                                  pos_err+2, position+2
                                          subc
                            593
2622 FB
                            594
                                          EI
                            595
2623 48484052
                            596
                                          sub
                                                  time delta, last_time_err, time_err
2627 A0484C
                            597
                                  chk sanild
                                                  last_time_err, time_err
                            598
262A 48384E50
                            599
                                          sub
                                                  pos_delta, last_pos_err, pos_err
262E A0384E
                            600
                                          1d
                                                  last_pos_err.pos_err
                            601
                            602
                                  11111
                                                  Time_err = Desired time to finish - current time
                            603
                                  77111
                                                  Pos_err = Desired position to finish - current position
                            604
                                  11111
                                                  Pos_delta = Last position error - Curent position error
                            605
                                                  Time_delta = Last time error - Current time error
                                  11111
                            606
                                                  note that errors should get smaller so deltas will be
                                  11111
                            607
                                                  positive for forward motion (time is always forward)
                                  11111
                            608
                            609
2631
                            610
                                  chk_dir:
2631 88003A
                            611
                                         cmp
                                                  pos_err+2, zero
2634 D60D
                                 care one lge
                            612
                                                  go_forward
                            613
2636
                                  go_backward:
                            614
2636 0338
                            615
                                          neg
                                                                  ; Pos_err = ABS VAL (pos_err)
                                                  pos err
2638 B10069
                            616
                                          ldb
                                                  pwm_dir, #OOh
263B 89FFFF3A
                                                  pos_err+2, #OffffH : bosserou estat c 5 speu catu att bomet
                            617
                                          cmp
                                                  ld_max
263F D70A
                            618
                                          Jne
2641 200D
                                                  chk brk
                            619
                                 Hord bos brion
                            620
2643
                            621
                                  go_forward:
2643 B10169
                                                  pwm_dir, #O1H
                            622
                                          1 db
2646 88003A
                            623
                                          cmp
                                                  pos_err+2, zero
2649 DF05
                            624
                                                  chk_brk
                                          Je
                            625
                                  $EJECT
                            626
264B B0706C
                            627
                                  ld_max: ldb
                                                  pwm_pwr, max_pwr
264E 2051
                            628
                                          br
                                                  chk_sanity
                            629
2650
                            630
                                  Chk_brk:
                                                                    Position_Error now = ABS(pos_err)
2650 887A38
                            631
                                          cmp
                                                  pos_err, pos_pnt
2653 D11E
                            632
                                          Jnh
                                                  hold_position ; position_error<position_control_point
2655 887838
                            633
                                          cmp
                                                  pos_err, brk_pnt
```

586

```
2658 D9F1
                           634
                                         Jh
                                                 1d_max
                                                                ; position_error>brake_point
                           635
                                 braking:
265A
                           636
265A 880050
                           637
                                         cmp
                                                pos_delta, zero
265D D602
                           638
                                                 chk_delta
                                         Jge
                                                pos_delta
265F 0350
                           639
                                         nea
2661
                           640
                                 chk delta:
2661 887650
                           641
                                         cmp
                                                 pos_delta, vel_pnt
                                                                        ; velocity = pos_delta/sample_time
                                                                        ; jmp if ABS(velocity) < vel_pnt
2664 D10D
                           642
                                                hold_position
                                         inh
                           643
2666 B0726C
                           644
                                 brake:
                                        1 db
                                                pwm_pwr, max_brk
2669 B06824
                           645
                                        1db
                                                 tmp, direct
                                                                        ; If braking apply power in opposite
266C 1224
                           646
                                         notb
                                                 tmp
                                                                        ; direction of current motion
266E B02469
                           647
                                         ldb
                                                pwm_dir, tmp
                           648
2671 2030
                           649
                                 do toumbr
                                                 ld_pwr
                           650
2673
                           651
                                 Hold_position:
                                                                ; position hold mode
2673 89020038
                                                pos_err, #02
                           652
                                        cmp
2677 D906
                           653
                                         Jh
                                                 calc_out ; if position error < 2 then turn off power
                                                tmp+2
2679 0126
                           654
                                        clr
267B 015A
                           655
                                        clr
                                                boost
267D 201F
                           656
                                 BR BR
                                                output
                           657
267F
                           658
                                 calc_out:
267F 5DFF7424
                                                 tmp, max_hold, #255
                           659
                                        mulub
2683 6C3824
                           660
                                 mulu
                                                 tmp, pos_err
                                                                        ; Tmp = pos_err * max_hold
2686 880050
                           661
                                        CMD
                                                pos_delta, zero
2689 D709
                           662
                                        ine
                                                no bst
268B 6504005A
                           663
                                 add
                                                boost, #04 ; Boost is integral control
268F 645A26
                                                tmp+2, boost a second arm; TMP+2 = MSB(pos_err*max_hold)
                                        add
                           664
                                                ck wax elta = Last time error - Current time
2692 2002
                           665
                                        br
2694 015A
                           666
                                 no bst: clr
                                                boost
2696 887426
                                                 tmp+2. max_hold sten bosterou so arusey - college bosterou
                           667
                                 ck_max: cmp
                                                output to a Besthed give to tenien - current side
2699 D103
                           668
                                         Jnh
269B A07426
                                 maxed:
                                                 tmp+2, max hold
                           669
                                        1 d
269E B0266C
                           670
                                 output: 1db
                                                 pwm_pwr, tmp+2
                           671
                           672
26A1
                           673
                                 chk_sanity:
26A1 2000
                                                ld pur sice year gree out cree out
                           674
                                        br
                           675
                           676
                                $EJECT
                           677
                           678
26A3
                           679
                                 ld_pwr:
26A3 B06C64
                           680
                                        1db
                                                rpwr, pwm_pwr
26A6 1264
                           681
                                        notb
                                                TOWT SLLVESS TATES ATES
26AB 38690A
                           682
                                         Jbs
                                                pwm_dir, O, p2fwd
                           683
```

```
684
                      p2bkwd: DI
26AB FA
                 685
                                  port2, #01111111B
                                                    ; clear P2.7
26AC 717F10
                            andb
                 686
                            1db
26AF B06417
                                  pwm control, rpwr
26B2 FB
                 687
                            FI
                                  pwrset
26B3 2008
                 688
                            br
26B5 FA
                 689 p2fwd: DI
2686 918010
                 690
                            orb
                                  port2, #10000000B
                                                    ; set P2. 7
26B9 B06417
                 691
                            1 db
                                  pwm_control, rpwr
                 692
                            EI
26BC FB
                 693
                 694
                     pwrset:
26BD
                                  time_err+2, zero ; do pos_table when err is negative
                 695
26BD 88004A
                           cmp
26CO D225
                 696
                            jgt
                                  end p
             697 ;;; br
                                  end_p
                 698
                 699
                                  nxt_pos, #(32+pos_table)
2602 89202962
                            cmp
                                  get_vals ; jump if lower
26C6 DE06
                 700
                            Jlt
                                  nxt_pos. #pos_table
26CB A1002962
                 701
                            1 d
                                  time+2 obtom | park pres bonds
26CC 0142
                 702
                           clr
26CE 0000000
                 703 get_vals:
                 704
                                  des_pos, [nxt_pos]+
                            1d
26CE A26334
                 705
26D1 A26336
                 706
                            1 d
                                  des_pos+2, [nxt_pos]+
                                  des_time+2, [nxt_pos]+
26D4 A26346
                 707
                            1d
26D7 A26370
                 708
                            1d
                                  max_pwr, [nxt_pos]+
26DA A07072
                 709
                           1d
                                  max brk, max pwr
26DD 646034
                 710
                           ·add
                                  des_pos.offset
                 711
                            addc
                                  des_pos+2. zero
26E0 A40036
                 712
                            sub
                                  last_pos_err, des_pos, position
26E3 4830344E
                 713
                 714 end_p: andb
                                  port1, #01111111B ; clear P1.7
26E7 717F0F
                 715
26EA F3
                 716
                            popf
                 717
                            ret
26EB F0
                 718
                 719
                     $EJECT
                 720
                     721
                                                                11111111111111111111111111111111
                     722
                 723
                 724
                 725
                 726
                            CSEG at 2800H
2800
                 727
                 728 MAIN_PROG:
                                  ios1_bak, ios1
2800 90166D
                 729
                           orb
                                  ios1_bak, 6, control
                 730
                            .ibc
2803 366D09
                                                    ; clear ios1 bak. 6
                            andb
                                  ios1 bak, #10111111B
                 731
2806 71BF6D
                                                    ; Compl Bit P1. 4 and ample pone successions
                                  Port1, #00010000B
                 732
                            xorb
2809 95100F
                                  HSI_DATA_INT
                                                    ; prevent lockup
                 733
                      cousto call
280C EFF5FB
```

; enable hsi, hso, swt, tovf interrupts

; compliment p1.3

; position O

; position 1

00000000H ; ; position 2

OOBOH, OOBOH ; next time, power

OFFFF8000H position 3

; next time, power

; next time, power

; next time, power

280F

280F 912D08

2812 FD

2813 FD

2814 FD

2818 FD

2900

2900

2815 E06FFD

2819 95080F

2900 00000000

2904 20008000

2908 00000000

2900 40004000

2910 00000000

2914 6000C000

2918 0080FFFF

2910 80008000

281C 27E2

734

735

736

737

738

739

740

741

742

743 744

745

746

747

748

749

750

751

752

753

754

755

756

757

control

MAIN PROGEDIUS

pos\_table:

orb

nop

nop

nop

nop

BR

CSEG AT 2900H

dc1

dcw

dcl

dcw

dcl

dcw

dcl

dcw

```
2920 00080000
                                             00000800H ; position 4
                         758
                                     dcl
   2924 58008000
                                             0058H, 0080H , next time, power
                         759
                                     dcw
   2928 00300000
                                             00003000H ; position 5
                         760
                                     dcl
                                             0070H, 00ffH ; next time, power
   292C 7000FF00
                         761
                                      dcw
   2930 00000000
                                             OOOOOOOOH position 6
                         762
                                      dcl
   2934 9000F000
                                             0090H, 00f0H ; next time, power
                         763
                                      dcw
   2938 00000000
                         764
                              Bea Asis del
                                             00000000H
                                                           ; position 7
                                             0091H, 00fOH ; next time, power
   293C 9100F000
                         765
                                     dcw
                         766
                         767
   2940
                                      END
                         768
ASSEMBLY COMPLETED,
                    NO ERROR(S) FOUND.
```

int\_mask, #00101101B

main\_dly,\$

xorb port1, #00001000B

MAIN\_PROG

00000000Н

0000c000H

0020H, 0080H

0040H, 0040H


0060H, 00c0H



#### 7.0 INTRODUCTION

The MCS®-51 family of 8-bit microcontrollers consists of the devices listed in Table 1, all of which are based on the MCS-51 architecture shown in Figure 7-1. The original 8051 was built in HMOS I technology. The HMOS II version, which is the device currently in production, is called the 8051AH. The term "8051," however, is still

often used to generically refer to all of the MCS-51 family members. This is the case throughout this manual, except where specifically stated otherwise. Also for brevity, the term "8052" is used to refer to both the 8052 and the 8032, unless otherwise noted.



MAR girlo-no ni storiwam Figure 7-1. MCS-51 Architectural Block Diagram

The newest MCS-51 members, the 8032 and 8052, have more on-chip memory and an additional 16-bit timer/counter. The new timer can be used as a timer, a counter, or to generate baud rates for the serial port. As a timer/counter, it operates in either a 16-bit auto-reload mode or a 16-bit "capture" mode. This new feature is described in Section 7.6.2.

Pinouts are shown in the individual data sheets and on the inside back cover of this handbook.

Table 1. MCS®-51 Family Members

PART	TECHNOLOGY	ON-CHIP PROGRAM MEMORY	ON-CHIP DATA MEMORY
8051	HMOS	4K — ROM	128
8031	HMOS	NONE	128
8751H	HMOS I	4K — EPROM	128
80C51	CHMOS	4K — ROM	128
80C31	CHMOS	NONE	128
8052	HMOS	8K — ROM	256
8032	HMOS	NONE	256

The major MCS®-51 features are:

- 8-Bit CPU
- On-Chip oscillator and clock circuitry
- 32 I/O lines
- 64K address space for external data memory
- 64K address space for external program memory
- Two 16-bit timer/counters (three on 8032/8052)
- A five-source interrupt structure (six sources on 8032/8052) with two priority levels
- Full duplex serial port
- Boolean processor

## 7.1 MEMORY ORGANIZATION

The 8051 has separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64K bytes long. The lower 4K (8K for 8052) may reside on-chip. The Data Memory can consist of up to 64K bytes of off-chip RAM, in addition to which it includes 128 bytes of on-chip RAM (256 bytes for the 8052), plus a number of "SFRs" (Special Function Registers) as listed below.

Symbol	Name A	Address		
*ACC	Accumulator	0E0H		
*B	B Register	OFOH		
*PSW	Program Status Word	0D0H		
SP	Stack Pointer	81H		
DPTR	Data Pointer (consisting of DPH and DPL	83H 82H		
*P0	Port 0	80H		
*P1	Port 1 casapatG al	90H		

Symbol	Name	Address
*P2	Port 2	0A0H
*P3	Port 3	ОВОН
*IP	Interrupt Priority Control	0B8H
*IE	Interrupt Enable Control	0A8H
TMOD	Timer/Counter Mode have Control in awards automidate	
*TCON	Timer/Counter Control	88H
+*T2CON	Timer/Counter 2 Control	0C8H
TH0	Timer/Counter 0 (high byte)	8CH
TLO	Timer/Counter 0	
	(low byte)	8AH
TH1	Timer/Counter 1 (high byte)	8DH
TL1 otros exavino	Timer/Counter 1 (low byte)	8BH
+TH2	Timer/Counter 2 (high byte)	OCDH
+TL2	Timer/Counter 2 (low byte)	ОССН
+RCAP2H	Timer/Counter 2 Capture Register (high byte)	освн
+RCAP2L	Timer/Counter 2 Capture	
	Register (low byte)	0CAH
*SCON	Serial Control	98H
SBUF	Serial Data Buff	99H
PCON	Power Control	87H

The SFRs marked with an asterisk (\*) are both bit- and byte-addressable. The SFRs marked with a plus sign (+) are present in the 8052 only. The functions of the SFRs are described as follows.

#### ACCUMULATOR

ACC is the Accumulator register. The mnemonics for accumulator-specific instructions, however, refer to the accumulator simply as A.

#### **B REGISTER**

The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad register.

#### PROGRAM STATUS WORD

The PSW register contains program status information as detailed in Figure 7-2.

#### STACK POINTER

The Stack Pointer register is 8 bits wide. It is incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhere in on-chip RAM,

the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at location 08H.

#### **DATA POINTER**

The Data Pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.

#### PORTS 0 to 3

P0, P1, P2 and P3 are the SFR latches of Ports 0, 1, 2 and 3, respectively.

#### SERIAL DATA BUFFER

The Serial Data Buffer is actually two separate registers, a transmit buffer and a receive buffer register. When data is moved to SBUF, it goes to the transmit buffer where it is held for serial transmission. (Moving a byte to SBUF is what initiates the transmission.) When data is moved from SBUF, it comes from the receive buffer.

#### **TIMER REGISTERS**

Register pairs (TH0, TL0), (TH1, TL1), and (TH2, TL2) are the 16-bit counting registers for Timer/Counters 0, 1, and 2, respectively.

#### **CAPTURE REGISTERS**

The register pair (RCAP2H, RCAP2L) are the capture registers for the Timer 2 "capture mode." In this mode, in response to a transition at the 8052's T2EX pin, TH2 and TL2 are copied into RCAP2H and RCAP2L. Timer

2 also has a 16-bit auto-reload mode, and RCAP2H and RCAP2L hold the reload value for this mode. More about Timer 2's features in Section 7.6.2.

## CONTROL REGISTERS

Special Function Registers IP, IE, TMOD, TCON, T2CON, SCON, and PCON contain control and status bits for the interrupt system, the timer/counters, and the serial port. They are described in later sections.

#### 7.2 OSCILLATOR AND CLOCK CIRCUIT

XTAL1 and XTAL2 are the input and output of a singlestage on-chip inverter, which can be configured with offchip components as a Pierce oscillator, as shown in Figure 7-3. The on-chip circuitry, and selection of off-chip components to configure the oscillator are discussed in Section




Figure 7-3. Crystal/Ceramic Resonator Oscillator

(MSB)						TXBF GASA (LSB)				
		CY	AC	F0	RS1	RS0	ov	_ P		
Symbol	Position	Name and S	ignifican	ce		Symbol	Position	Name and S	ignificance	
CY	PSW.7	Carry flag.				ov	PSW.2	Overflow fla	(C) 1-byte, 2-cycle ins.g	
AC	PSW.6	Auxiliary Co				-	PSW.1	(reserved)		
F0	PSW.5	Flag 0 (Available to purposes.)		LA (7) (6)	neral			tion cycle to number of "d lator, i.e., eve		
RS1	PSW.4	Register bar	k Select	control b	its 1 & 0.		e contents of		able the working register	
RS0	PSW.3	Set/cleared by software to determine working register bank (see Note).			ADDR		(0.0)—Ban (0.1)—Ban (1.0)—Ban (1.1)—Ban	k 1 (08H-0FH) k 2 (10H-17H)		

Figure 7-2. PSW: Program Status Word Register

7.13. A more detailed discussion will be found in Application Note AP-155, "Oscillators for Microcontrollers," which is included in this manual.

The oscillator, in any case, drives the internal clock generator. The clock generator provides the internal clocking signals to the chip. The internal clocking signals are at half the oscillator frequency, and define the internal

phases, states, and machine cycles, which are described in the next section.

#### 7.3 CPU TIMING

A machine cycle consists of 6 states (12 oscillator periods). Each state is divided into a Phase 1 half, during which the Phase 1 clock is active, and a Phase 2 half,




Figure 7-4. 8051 Fetch/Execute Sequences

during which the Phase 2 clock is active. Thus, a machine cycle consists of 12 oscillator periods, numbered S1P1 (State 1, Phase 1), through S6P2 (State 6, Phase 2). Each phase lasts for one oscillator period. Each state lasts for two oscillator periods. Typically, arithmetic and logical operations take place during Phase 1 and internal register-to-register transfers take place during Phase 2.

The diagrams in Figure 7-4 show the fetch/execute timing referenced to the internal states and phases. Since these internal clock signals are not user accessible, the XTAL2 oscillator signal and the ALE (Address Latch Enable) signal are shown for external reference. ALE is normally activated twice during each machine cycle: once during S1P2 and S2P1, and again during S4P2 and S5P1.

Execution of a one-cycle instruction begins at S1P2, when the opcode is latched into the Instruction Register. If it is a two-byte instruction, the second byte is read during S4 of the same machine cycle. If it is a one-byte instruction, there is still a fetch at S4, but the byte read (which would be the next opcode), is ignored, and the Program Counter is not incremented. In any case, execution is complete at

the end of S6P2. Figures 7-4A and 7-4B show the timing for a 1-byte, 1-cycle instruction and for a 2-byte, 1-cycle instruction

Most 8051 instructions execute in one cycle, MUL (multiply) and DIV (divide) are the only instructions that take more than two cycles to complete. They take four cycles.

Normally, two code bytes are fetched from Program Memory during every machine cycle. The only exception to this is when a MOVX instruction is executed. MOVX is a 1-byte 2-cycle instruction that accesses external Data Memory. During a MOVX, two fetches are skipped while the external Data Memory is being addressed and strobed. Figures 7-4C and 7-4D show the timing for a normal 1-byte, 2-cycle instruction and for a MOVX instruction.

#### 7.4 PORT STRUCTURES AND OPERATION

All four ports in the 8051 are bidirectional. Each consists of a latch (Special Function Registers P0 through P3), an output driver, and an input buffer.




Figure 7-5. 8051 Port Bit Latches and I/O Buffers

The output drivers of Ports 0 and 2, and the input buffers of Port 0, are used in accesses to external memory. In this application, Port 0 outputs the low byte of the external memory address, time-multiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory address when the address is 16 bits wide. Otherwise the Port 2 pins continue to emit the P2 SFR content.

All the Port 3 pins, and (in the 8052) two Port 1 pins are multifunctional. They are not only port pins, but also serve the functions of various special features as listed below:

PORT PIN	ALTERNATE FUNCTION
*P1.0	T2 (Timer/Counter 2
	external input)
*P1.1	T2EX (Timer/Counter 2
	capture/reload trigger)
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt)
P3.3	INT1 (external interrupt)
P3.4	T0 (Timer/Counter 0 external
	input)
P3.5	T1 (Timer/Counter 1 external input)
P3.6	WR (external Data memory write strobe)
P3.7	RD (external Data memory read strobe)
DIO IDI	1 1 1 1 1

\*P1.0 and P1.1 serve these alternate functions only on the 8052.

The alternate functions can only be activated if the corresponding bit latch in the port SFR contains a 1. Otherwise the port pin is stuck at 0.

#### 7.4.1 I/O Configurations

Figure 7-5 shows a functional diagram of a typical bit latch and I/O buffer in each of the four ports. The bit latch (one bit in the port's SFR) is represented as a Type D flip-flop, which will clock in a value from the internal bus in response to a "write to latch" signal from the CPU. The Q output of the flip-flop is placed on the internal bus in response to a "read latch" signal from the CPU. The level of the port pin itself is placed on the internal bus in response to a "read pin" signal from the CPU. Some instructions that read a port activate the "read latch" signal, and others activate the "read pin" signal. More about that in Section 7.4.4.

As shown in Figure 7-5, the output drivers of Ports 0 and 2 are switchable to an internal ADDR and ADDR/DATA bus by an internal CONTROL signal for use in external memory accesses. During external memory accesses, the P2 SFR remains unchanged, but the P0 SFR gets 1s written to it.

Also shown in Figure 7-5, is that if a P3 bit latch contains a 1, then the output level is controlled by the signal labeled "alternate output function." The actual P3.X pin level is always available to the pin's alternate input function, if any.

Ports 1, 2, and 3 have internal pull-ups. Port 0 has opendrain outputs. Each I/O line can be independently used as an input or an output. (Ports 0 and 2 may not be used as general purpose I/O when being used as the ADDR/DATA BUS). To be used as an input, the port bit latch must contain a 1, which turns off the output driver FET. Then, for Ports 1, 2, and 3, the pin is pulled high by the internal pull-up, but can be pulled low by an external source.

Port 0 differs in not having internal pullups. The pullup FET in the P0 output driver (see Figure 7-5A) is used only when the Port is emitting 1s during external memory accesses. Otherwise the pullup FET is off. Consequently P0 lines that are being used as output port lines are open drain. Writing a 1 to the bit latch leaves both output FETs off, so the pin floats. In that condition it can be used as a high-impedance input.

Because Ports 1, 2, and 3 have fixed internal pullups they are sometimes called "quasi-bidirectional" ports. When configured as inputs they pull high and will source current (IIL, in the data sheets) when externally pulled low. Port 0, on the other hand, is considered "true" bidirectional, because when configured as an input it floats.


All the port latches in the 8051 have 1s written to them by the reset function. If a 0 is subsequently written to a port latch, it can be reconfigured as an input by writing a 1 to it.

#### 7.4.2 Writing to a Port


In the execution of an instruction that changes the value in a port latch, the new value arrives at the latch during S6P2 of the final cycle of the instruction. However, port latches are in fact sampled by their output buffers only during Phase 1 of any clock period. (During Phase 2 the output buffer holds the value it saw during the previous Phase 1). Consequently, the new value in the port latch won't actually appear at the output pin until the next Phase 1, which will be at S1P1 of the next machine cycle.

If the change requires a 0-to-1 transition in Port 1, 2, or 3, an additional pull-up is turned on during S1P1 and S1P2 of the cycle in which the transition occurs. This is done to increase the transition speed. The extra pull-up can source about 100 times the current that the normal pull-up can. It should be noted that the internal pull-ups are field-effect transistors, not linear resistors. The pull-up arrangements are shown in Figure 7-6.

In HMOS versions of the 8051, the fixed part of the pullup is a depletion-mode transistor with the gate wired to the source. This transistor will allow the pin to source



A. HMOS Configuration. The enhancement mode transistor is turned on for 2 osc. periods after Q makes a 1-to-0 transition.



B. CHMOS Configuration, pFET 1 is turned on for 2 osc.

periods after Q makes a 1-to-0 transition. During this

time, pFET 1 also turns on pFET 3 through the inverter

to form a latch which holds the 1. pFET 2 is also on.

Figure 7-6. Ports 1 and 3 HMOS and CHMOS Internal Pull-up Configurations.

Port 2 is similar except that it holds the strong pullup on while emitting 1s that are address bits.

(See text, "Accessing External Memory.")

about 0.25 mA when shorted to ground. In parallel with the fixed pull-up is an enhancement-mode transistor, which is activated during S1 whenever the port bit does a 0-to-1 transition. During this interval, if the port pin is shorted to ground, this extra transistor will allow the pin to source an additional 30 mA.

In the CHMOS versions, the pull-up consists of three pFETs. It should be noted that an n-channel FET (nFET) is turned on when a logical 1 is applied to its gate, and is turned off when a logical 0 is applied to its gate. A p-channel FET (pFET) is the opposite: it is on when its gate sees a 0, and off when its gate sees a 1.

pFET 1 in Figure 7-6B is the transistor that is turned on for 2 oscillator periods after a 0-to-1 transition in the port latch. While it's on, it turns on pFET 3 (a weak pull-up), through the inverter. This inverter and pFET form a latch which hold the 1.

Note that if the pin is emitting a 1, a negative glitch on the pin from some external source can turn off pFET 3, causing the pin to go into a float state, pFET 2 is a very weak pull-up which is on whenever the nFET is off, in traditional CMOS style. It's only about 1/10 the strength of pFET3. Its function is to restore a 1 to the pin in the event the pin had a 1 and lost it to a glitch.

## 7.4.3 Port Loading and Interfacing

The output buffers of Ports 1, 2, and 3 can each drive 4 LS TTL inputs. These ports on HMOS versions can be driven in a normal manner by any TTL or NMOS circuit. Both HMOS and CHMOS pins can be driven by open-collector and open-drain outputs, but note that 0-to-1 transitions will not be fast. In the HMOS device, if the pin is driven by an open collector output, a 0-to-1 transition will have to be driven by the relatively weak depletion mode FET in Figure 7-6(A). In the CHMOS device, an input 0 turns off pull-up pFET3, leaving only the very weak pull-up pFET2 to drive the transition.

Port 0 output buffers can each drive 8 LS TTL inputs. They do, however, require external pull-ups to drive NMOS inputs, except when being used as the ADDRESS/DATA bus

#### 7.4.4 Read-Modify-Write Feature

Some instructions that read a port read the latch and others read the pin. Which ones do which? The instructions that read the latch rather than the pin are the ones that read a value, possibly change it, and then rewrite it to the latch. These are called "read-modify-write" instructions. The instructions listed below are read-modify-write instructions. When the destination operand is a port, or a port bit, these instructions read the latch rather than the pin:

ANL	(logical AND, e.g., ANL P1,A)
ORL	(logical OR, e.g., ORL P2,A)
XRL	(logical EX-OR, e.g., XRL P3,A)
JBC	(jump if bit = 1 and clear bit, e.g., JBC P1.1, LABEL)
CPL	(complement bit, e.g., CPL P3.0)
INC	(increment, e.g., INC P2)
DEC	(decrement, e.g., DEC P2)
DJNZ	(decrement and jump if not zero, e.g., DJNZ P3, LABEL)
MOV PX.Y,C	(move carry bit to bit Y of Port X)
CLR PX.Y	(clear bit Y of Port X)
SET PX.Y	(set bit Y of Port X)

It is not obvious that the last three instructions in this list are read-modify-write instructions, but they are. They read the port byte, all 8 bits, modify the addressed bit, then write the new byte back to the latch.

The reason that read-modify-write instructions are directed to the latch rather than the pin is to avoid a possible misinterpretation of the voltage level at the pin. For example, a port bit might be used to drive the base of a transistor. When a 1 is written to the bit, the transistor is

turned on. If the CPU then reads the same port bit at the pin rather than the latch, it will read the base voltage of the transistor and interpret it as a 0. Reading the latch rather than the pin will return the correct value of 1.

#### 7.5 ACCESSING EXTERNAL MEMORY

Accesses to external memory are of two types: accesses to external Program Memory and accesses to external Data Memory. Accesses to external Program Memory use signal PSEN (program store enable) as the read strobe. Accesses to external Data Memory use  $\overline{RD}$  or  $\overline{WR}$  (alternate functions of P3.7 and P3.6) to strobe the memory.

Fetches from external Program Memory always use a 16-bit address. Accesses to external Data Memory can use either a 16-bit address (MOVX @DPTR) or an 8-bit address (MOVX @Ri).

Whenever a 16-bit address is used, the high byte of the address comes out on Port 2, where it is held for the duration of the read or write cycle. Note that the Port 2 drivers use the strong pullups during the entire time that they are emitting address bits that are 1s. This is during the execution of a MOVX @DPTR instruction. During this time the Port 2 latch (the Special Function Register) does not have to contain 1s, and the contents of the Port 2 SFR are not modified. If the external memory cycle is not immediately followed by another external memory cycle, the undisturbed contents of the Port 2 SFR will reappear in the next cycle.

If an 8-bit address is being used (MOVX @Ri), the contents of the Port 2 SFR remain at the Port 2 pins throughout the external memory cycle. This will facilitate paging.

In any case, the low byte of the address is time-multiplexed with the data byte on Port 0. The ADDR/DATA signal drives both FETs in the Port 0 output buffers. Thus, in this application the Port 0 pins are not open-drain outputs, and do not require external pull-ups. Signal ALE (address latch enable) should be used to capture the address byte into an external latch. The address byte is valid at the negative transition of ALE. Then, in a write cycle, the data byte to be written appears on Port 0 just before WR is activated, and remains there until after WR is deactivated. In a read cycle, the incoming byte is accepted at Port 0 just before the read strobe is deactivated.

During any access to external memory, the CPU writes 0FFH to the Port 0 latch (the Special Function Register), thus obliterating whatever information the Port 0 SFR may have been holding.

External Program Memory is accessed under two conditions:

- 1) Whenever signal EA is active; or
- 2) Whenever the program counter (PC) contains a number that is larger than 0FFFH (1FFFH for the 8052).

This requires that the ROMless versions have  $\overline{EA}$  wired

low to enable the lower 4K (8K for the 8032) program bytes to be fetched from external memory.

When the CPU is executing out of external Program Memory, all 8 bits of Port 2 are dedicated to an output function and may not be used for general purpose I/O. During external program fetches they output the high byte of the PC. During this time the Port 2 drivers use the strong pullups to emit PC bits that are 1s.

#### 7.5.1 **PSEN**

The read strobe for external fetches is  $\overline{PSEN}$ .  $\overline{PSEN}$  is not activated for internal fetches. When the CPU is accessing external Program Memory,  $\overline{PSEN}$  is activated twice every cycle (except during a MOVX instruction) whether or not the byte fetched is actually needed for the current instruction. When  $\overline{PSEN}$  is activated its timing is not the same as  $\overline{RD}$ . A complete  $\overline{RD}$  cycle, including activation and deactivation of ALE and  $\overline{RD}$ , takes 12

oscillator periods. A complete PSEN cycle, including activation and deactivation of ALE and PSEN, takes 6 oscillator periods. The execution sequence for these two types of read cycles are shown in Figure 7-7 for comparison.

#### 7.5.2 ALE

The main function of ALE is to provide a properly timed signal to latch the low byte of an address from P0 to an external latch during fetches from external Program Memory. For that purpose ALE is activated twice every machine cycle. This activation takes place even when the cycle involves no external fetch. The only time an ALE pulse doesn't come out is during an access to external Data Memory. The first ALE of the second cycle of a MOVX instruction is missing (see Figure 7-7). Consequently, in any system that does not use external Data Memory, ALE is activated at a constant rate of 1/6 the oscillator frequency, and can be used for external clocking or timing purposes.




Figure 7-7. External Program Memory Execution

## Data Memory Spaces

In some applications it is desirable to execute a program from the same physical memory that is being used to store data. In the 8051, the external Program and Data Memory spaces can be combined by ANDing PSEN and RD. A positive-logic AND of these two signals produces an active-low read strobe that can be used for the combined physical memory. Since the PSEN cycle is faster than the RD cycle, the external memory needs to be fast enough to accommodate the PSEN cycle.

#### 7.6 TIMER/COUNTERS

The 8051 has two 16-bit timer/counter registers: Timer 0 and Timer 1. The 8052 has these two plus one more: Timer 2. All three can be configured to operate either as timers or event counters.

In the "timer" function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the "counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0, T1 or (in the 8052) T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are

no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

In addition to the "timer" or "counter" selection, Timer 0 and Timer 1 have four operating modes from which to select. Timer 2, in the 8052, has three modes of operation: "capture," "auto-reload" and "baud rate generator."

## 7.6.1 Timer 0 and Timer 1

These timer/counters are present in both the 8051 and the 8052. The "timer" or "counter" function is selected by control bits C/T in the Special Function Register TMOD (Figure 6-8). These two timer/counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both timer/counters. Mode 3 is different. The four operating modes are described below.

#### MODE 0

Putting either Timer into mode 0 makes it look like an 8048 Timer, which is an 8-bit counter with a divide-by-32 prescaler. Figure 7-9 shows the mode 0 operation as it applies to Timer 1.

In this mode, the timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the timer interrupt flag TF1. The counted input is enabled to the Timer when TR1 = 1 and either GATE = 0 or  $\overline{\text{INT1}}$  = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{\text{INT1}}$ , to facilitate pulse width measurements.) TR1 is a control bit in the Special Function Register TCON (Figure 7-10). GATE is in TMOD.




Figure 7-8. TMOD: Timer/Counter Mode Control Register

The 13-bit register consists of all 8 bits of TH1 and the lower 5 bits of TL1. The upper 3 bits of TL1 are indeterminate and should be ingored. Setting the run flag (TR1) does not clear the registers.

Mode 0 operation is the same for Timer 0 as for Timer 1. Substitute TR0, TF0 and INTO for the corresponding Timer 1 signals in Figure 7-9. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

#### 7-13). It has three operating modes: "capture, I 3DOM

Mode 1 is the same as Mode 0, except that the Timer register is being run with all 16 bits.

#### MODE 2 on OHT bee OHT sedelienes & show in O remail

Mode 2 configures the timer register as an 8-bit counter (TL1) with automatic reload, as shown in Figure 7-11. Overflow from TL1 not only sets TF1, but also reloads TL1 with the contents of TH1, which is preset by software. The reload leaves TH1 unchanged.

Mode 2 operation is the same for Timer/Counter 0.

## it has four. When Timer 0 is in Mode 3. Timer & 3DOM

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0.




Figure 7-9. Timer/Counter 1 Mode 0: 13-bit Counter

		(MSB)	TFO TRO	IE1	IT1	(LSB)		
Symbol Position		Name and Significance		Symbol	Position	Name and Significance		
TF1	TCON.7	Timer 1 overflow Flag	. Set by hardware	IE1	TCON.3	Interrupt 1 Edge flag. Set by hardware		
	on timer/counter overflow. Clear by hardware when processor		rflow. Cleared			when external interrupt edge detected. Cleared when interrupt processed.		
TR1	TCON.6	Timer 1 Run control I	vectors to interrupt routine. Timer 1 Run control bit. Set/cleared by software to turn timer/counter			Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.		
TEO	TOOMS	on/off.		IE0	TCON.1	Interrupt 0 Edge flag. Set by hardware		
TF0	TCON.5	Timer 0 overflow Flag on timer/counter ove				when external interrupt edge detected.  Cleared when interrupt processed.		
		by hardware when p		ITO .	TCON.0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level		
TR0 TCON.4		Timer 0 Run control I software to turn time			triggered external interrupts.			

Figure 7-10. TCON: Timer/Counter Control Register

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is shown in Figure 7-12. TL0 uses the Timer 0 control bits: C/T̄, GATE, TR0, INTO, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications requiring an extra 8-bit timer or counter. With Timer 0 in Mode 3, an 8051 can look like it has three timer/counters, and an 8052, like it has four. When Timer 0 is in Mode 3, Timer 1 can be

turned on and off by switching it out of and into its own Mode 3, or can still be used by the serial port as a baud rate generator, or in fact, in any application not requiring an interrupt.

## 7.6.2 Timer 2 mil' not some on al notheropo 0 should

Timer 2 is a 16-bit timer/counter which is present only in the 8052. Like Timers 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit  $C/\overline{T2}$  in the Special Function Register T2CON (Figure 7-13). It has three operating modes: "capture," "auto-




Figure 7-11. Timer/Counter 1 Mode 2: 8-bit Auto-reload




Figure 7-12. Timer/Counter 0 Mode 3: Two 8-bit Counters

(MSB)							(LSB)				
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2				
Symbol	Position		. I 193	Name and	Significance	0=51	التالق				
TF2	T2CON.7						cleared by soft-				
EXF2	T2CON.6	transition or will cause to	n T2 EX and E he CPU to v	XEN2 = 1. Wh	en Timer 2 i	nterrupt is er	nabled, EXF2 = 1				
RCLK	T2CON.5	pulses for its	oulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow								
TCLK	T2CON.4	pulses for it									
EXEN2	T2CON.3	result of a n	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.								
TR2	T2CON.2	Start/stop c	ontrol for Tir	ner 2. A logic	starts the t	imer.					
C/T2	T2CON.1	0 = Intern	al timer (OS	2/12)	lge triggere	d).					
		T2EX if EXE overflows o = 1 or TCL	N2 = 1. Whe r negative tra C = 1, this bit	n cleared, aut	o reloads w EX when EX	ill occur eith EN2 = 1. Wh	er with Timer 2 en either RCLK				
	Symbol TF2 EXF2 RCLK TCLK EXEN2 TR2 C/T2 CP/RL2	TF2         EXF2           Symbol         Position           TF2         T2CON.7           EXF2         T2CON.6           RCLK         T2CON.5           TCLK         T2CON.4           EXEN2         T2CON.3           TR2         T2CON.2           C/T2         T2CON.1	Symbol Position  TF2 T2CON.7 Timer 2 over ware. TF2 we will cause to cleared by some cleared by some will cause to clear to be used if to be used if the way will cause to be used if the way will cause to be used if the way will cause to clear the way will cause to clear the way was a serial port. If the way was a serial port was a serial port. If the way was a serial port. If the way was a serial port was a serial port. If the way was a serial port. If the way was a serial port. I	TF2 EXF2 RCLK TCLK  Symbol Position  TF2 T2CON.7 Timer 2 overflow flag se ware. TF2 will not be set transition on T2EX and E will cause the CPU to verifle cleared by software.  RCLK T2CON.5 Receive clock flag. Whe pulses for its receive clock to be used for the receive to be used for the receive flows to be used for the receive flows to be used for the transmit clock flag. Whe pulses for its transmit clofflows to be used for the transmit clofflows to be used for the transmit of a negative transserial port. EXEN2 T2CON.3 Timer 2 external enable result of a negative transferiely for the transmit clock flag. Whe country for the transmit clofflows to be used for the transmit clofflows to be used for the transmit clock flag. When the transmit clock fl	Symbol Position Name and S TF2 T2CON.7 Timer 2 overflow flag set by a Timer 2 ware. TF2 will not be set when either R EXF2 T2CON.6 Timer 2 external flag set when either a transition on T2EX and EXEN2 = 1. Wh will cause the CPU to vector to the T cleared by software.  RCLK T2CON.5 Receive clock flag. When set, causes pulses for its receive clock in modes 1 a to be used for the receive clock.  TCLK T2CON.4 Transmit clock flag. When set, causes pulses for its transmit clock in modes flows to be used for the transmit clock.  EXEN2 T2CON.3 Timer 2 external enable flag. When set result of a negative transition on T2EX serial port. EXEN2 = 0 causes Timer 2  TR2 T2CON.1 Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling ed CP/RL2 T2CON.0 Capture/Reload flag. When set, causes pulses for its transmit clock in modes flows to be used for the transmit clock.  EXEN2 T2CON.3 Timer 2 external enable flag. When set result of a negative transition on T2EX serial port. EXEN2 = 0 causes Timer 2  CP/RL2 T2CON.1 Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling ed CP/RL2 T2CON.0 Capture/Reload flag. When set, capture	Symbol   Position   Name and Significance	Symbol   Position   Name and Significance	Symbol   Position   Name and Significance			

Figure 7-13. T2CON: Timer/Counter 2 Control Register

load" and "baud rate generator," which are selected by bits in T2CON as shown in Table 2.

Table 2. Timer 2 Operating Modes

RCLK+TCLK	CP/RL2	TR2	MODE		
The solve will	0.8 (	1	16-bit auto-reload		
byte, Owever,	embla nA	sild.	16-bit capture		
we can pramine	X	1	baud rate generator		
X	X	0	(off)		

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which upon overflowing sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. (RCAP2L and RCAP2H are new Special Function Registers in the 8052.) In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt.

The capture mode is illustrated in Figure 7-14.

In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2.

The auto-reload mode is illustrated in Figure 7-15.

The baud rate generator mode is selected by RCLK = 1 and/or TCLK = 1. It will be described in conjunction with the serial port.

#### 7.7 SERIAL INTERFACE

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost). The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit reg-




Figure 7-14. Timer 2 in Capture Mode

ister, and reading SBUF accesses a physically separate receive register.

The serial port can operate in 4 modes:

Mode 0: Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 the oscillator frequency.

Mode 1: 10 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable.

Mode 2: 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

Mode 3: 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except the baud rate. The baud rate in Mode 3 is variable.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. Reception is initiated in the other modes by the incoming start bit if REN = 1.

#### 7.7.1 Multiprocessor Communications


Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

#### 7.7.2 Serial Port Control Register

The serial port control and status register is the Special Function Register SCON, shown in Figure 7-16. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).



Township that bound and as homeological Figure 7-15. Timer 2 in Auto-Reload Mode

			SM0	SM1 SM2	REN TB8	RB8 TI	RI my hid-of a six nur of
here SM0, S				node, as follows:		• TB8	is the 9th data bit that will be transmitted in modes 2 and 3. Set or clear by software as desired.
0 0 1	0 1 0	0 1 2	shift register 8-bit UART 9-bit UART	fosc./12 variable fosc./64 or fosc./32		• RB8	in modes 2 and 3, is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0, RB8 is
1	1	3	9-bit UART	variable		• TI	not used.  is transmit interrupt flag. Set by
• SM2	3. It	nication n mode n RI will eived 9t de 1, if	e multiprocess feature in mod 2 or 3, if SM2 i I not be activa h data bit (RB6 SM2 = 1 the	des 2 and s set to 1 ted if the B) is 0. In n RI will		Ton s ve asom	hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.
	was		vated if a valid ceived. In mod			JOHYHOO I	is receive interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or halfway through
• REN	soft	ware to	erial reception enable reception to disable rece	on. Clear	LA		the stop bit time in the other modes, in any serial reception (ex- cept see SM2). Must be cleared by software.

Figure 7-16. SCON: Serial Port Control Register

#### 7.7.3 Baud Rates

The baud rate in Mode 0 is fixed:

Mode 0 Baud Rate = 
$$\frac{\text{Oscillator Frequency}}{12}$$

The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = 0 (which is its value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = 1, the baud rate is 1/32 the oscillator frequency.

Mode 2 Baud Rate = 
$$\frac{2^{\text{SMOD}}}{64}$$
 x (Oscillator Frequency)

In the 8051, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate. In the 8052, these baud rates can be determined by Timer 1, or by Timer 2, or by both (one for transmit and the other for receive).

#### Using Timer 1 to Generate Baud Rates

When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Modes 1, 3
Baud Rate = 
$$\frac{2\text{SMOD}}{32}$$
 x (Timer 1 Overflow Rate)

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case, the baud rate is given by the formula

Modes 1, 3 Baud Rate = 
$$\frac{2^{\text{SMOD}}}{32} \times \frac{\text{Oscillator Frequency}}{12x[256 - (\text{TH1})]}$$

One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD

= 0001B), and using the Timer 1 interrupt to do a 16-bit software reload.

Figure 7-17 lists various commonly used baud rates and how they can be obtained from Timer 1.

	CONTROL		1	TIMER 1				
	BAUD RATE	fosc	SMOD	C/T	MODE	RELOAD		
	MODE 0 MAX: 1MHZ	12 MHZ	X	X	X	X		
	MODE 2 MAX: 375K	12 MHZ	1	X	X	X		
	MODES 1,3: 62.5K	12 MHZ	1	0	2	FFH		
	19.2K	11.059 MHZ	1	0	2	FDH		
:1	9.6K	11.059 MHZ	0	0	2	FDH		
	4.8K	11.059 MHZ	0	0	2	FAH		
1	2.4K	11.059 MHZ	0	0	2	F4H		
	1.2K	11.059 MHZ	0	0	2	E8H		
-	137.5	11.986 MHZ	0	0	2	1DH		
-	110	6 MHZ	0	0	2	72H		
4	110	12 MHZ	0	0	45-1550	FEEBH		

Figure 7-17. Timer 1 Generated Commonly
Used Baud Rates

#### Using Timer 2 to Generate Baud Rates

In the 8052, Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Figure 7-13). Note then the baud rates for transmit and receive can be simultaneously different. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 7-18.




Figure 7-18. Timer 2 in Baud Rate Generator Mode

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

Now, the baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate as follows:

The Timer can be configured for either "timer" or "counter" operation. In the most typical applications, it is configured for "timer" operation ( $C/\overline{T2}=0$ ). "Timer" operation is a little different for Timer 2 when it's being used as a baud rate generator. Normally as a timer it would increment every machine cycle (thus at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (thus at 1/2 the oscillator frequency). In that case the baud rate is given by the formula

Modes 1, 3  
Baud Rate = 
$$\frac{\text{Oscillator Frequency}}{32x[65536 - (RCAP2H, RCAP2L)]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 7-18. This Figure is valid only if RCLK + TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Therefore, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt, if desired.

It should be noted that when Timer 2 is running (TR2 = 1) in "timer" function in the baud rate generator mode, one should not try to read or write TH2 or TL2. Under these conditions the Timer is being incremented every state time, and the results of a read or write may not be accurate. The RCAP registers may be read, but shouldn't be written to, because a write might overlap a reload and cause write and/or reload errors. Turn the Timer off (clear TR2) before accessing the Timer 2 or RCAP registers, in this case.

#### 7.7.4 More About Mode 0

Serial data enters and exits through RXD. TXD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 the oscillator frequency.

Figure 7-19 shows a simplified functional diagram of the serial port in mode 0, and associated timing.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal at S6P2 also loads a 1 into the 9th bit position of the transmit shift register and tells the TX Control block to commence a transmission. The internal timing is such that one full machine cycle will elapse between "write to SBUF," and activation of SEND.

SEND enables the output of the shift register to the alternate output function line of P3.0, and also enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during S3, S4, and S5 of every machine cycle, and high during S6, S1 and S2. At S6P2 of every machine cycle in which SEND is active, the contents of the transmit shift register are shifted to the right one position.

As data bits shift out to the right, zeros come in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position, is just to the left of the MSB, and all positions to the left of that contain zeros. This condition flags the TX Control block to do one last shift and then deactivate SEND and set T1. Both of these actions occur at S1P1 of the 10th machine cycle after "write to SBUF."

Reception is initiated by the condition REN = 1 and RI = 0. At S6P2 of the next machine cycle, the RX Control unit writes the bits 11111110 to the receive shift register, and in the next clock phase activates RECEIVE.

RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in which RECEIVE is active, the contents of the receive shift register are shifted to the left one position. The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the same machine cycle.

As data bits come in from the right, 1s shift out to the left. When the 0 that was initially loaded into the rightmost position arrives at the leftmost position in the shift register, it flags the RX Control block to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that cleared RI, RECEIVE is cleared and RI is set.

## 7.7.5 More About Mode 1

Ten bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in SCON. In the 8051 the baud rate is determined by the Timer 1 overflow rate. In the 8052 it is determined either by the Timer 1 overflow rate, or the Timer 2 overflow rate, or both (one for transmit and the other for receive).

Figure 7-20 shows a simplified functional diagram of the serial port in Mode 1, and associated timings for transmit and receive.




Figure 7-19. Serial Port Mode 0




Figure 7-20. Serial Port Mode 1

TCLK, RCLK, and Timer 2 are present in the 8052/8032 only.

Iransmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads a 1 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission actually commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal).

The transmission begins with activation of SEND, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that.

As data bits shift out to the right, zeros are clocked in from the left. When the MSB of the data byte is at the output position of the shift register, then the 1 that was initially loaded into the 9th position is just to the left of the MSB, and all positions to the left of that contain zeroes. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 10th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written into the input shift register. Resetting the divide-by-16 counter aligns its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register, (which in mode 1 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated.

- 1) RI = 0, and
- 2) Either SM2 = 0, or the received stop bit = 1

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated. At this time, whether the above conditions

are met or not, the unit goes back to looking for a 1-to-0 transition in RXD.

#### 7.7.6 More About Modes 2 and 3

Eleven bits are transmitted (through TXD), or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9th data bit goes into RB8 in SCON. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency in mode 2. Mode 3 may have a variable baud rate generated from either Timer 1 or 2 depending on the state of TCLK and RCLK.

Figures 7-21 A and B show a functional diagram of the serial port in modes 2 and 3. The receive portion is exactly the same as in mode 1. The transmit portion differs from mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at SIP1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TXD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TXD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeroes are clocked in. Thus, as data bits shift out to the right, zeroes are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeroes. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RXD. For this purpose RXD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RXD. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.




Figure 7-21A. Serial Port Mode 2




Figure 7-21B. Serial Port Mode 3 TCLK, RCLK, and Timer 2 are present in the 8052/8032 only.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI. The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated:

- 1) RI = 0, and
- 2) Either SM2 = 0 or the received 9th data bit = 1


If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. IF both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RXD input.

Note that the value of the received stop bit is irrelevant to SBUF, RB8, or RI.

# 7.8 INTERRUPTS to bellet on asking off slave

The 8051 provides 5 interrupt sources. The 8052 provides 6. These are shown in Figure 7-22.

The External Interrupts INTO and INT1 can each be either level-activated or transition-activated, depending on bits



ITO and IT1 in Register TCON. The flags that actually generate these interrupts are bits IEO and IE1 in TCON. When an external interrupt is generated, the flag that generated it is cleared by the hardware when the service routine is vectored to only if the interrupt was transitionactivated. If the interrupt was level-activated, then the external requesting source is what controls the request flag, rather than the on-chip hardware.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective timer/counter registers (except see Section 7.6.1 for Timer 0 in mode 3). When a timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared in software.

In the 8052, the Timer 2 Interrupt is generated by the logical OR of TF2 and EXF2. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and the bit will have to be cleared in software.

All of the bits that generate interrupts can be set or cleared by software, with the same result as though it had been set or cleared by hardware. That is, interrupts can be generated or pending interrupts can be canceled in software. add of it simplified a 47% toyet

	(MSB	3)						(LSB)
	EA	X	ET2	ES	ET1	EX1	ET0	EXO
Symbol	Po	sitio	on Fu	unctio	on	atesi :	ON B	Floure 7-2
EA	1	IE.7	w ru	ill be pt so	es all ir ackno ource i	nterrup wledg s indiv	ts. If E ed. If I iduall	A = 0, no interrup EA = 1, each inter y enabled or dis- ng its enable bit.
		E.6	re	serve	d			
ET2		E.5	01	capi	lure in		t. If ET	imer 2 overflow (2 = 0, the Timer
ES		E.4	ru		ES =		\$15.000 HE IS TO	erial Port inter- Port interrupt is
ET1		E.3	in		pt. If E			imer 1 Overflow Fimer 1 interrupt
EX1	10.139	E.2						rnal Interrupt 1. rupt 1 is disabled
ETO	d order	E.1	in in	terru				imer 0 Overflow Fimer 0 Interrupt
EX0	- 1	E.0						rnal Interrupt 0 . I

Figure 7-22. MCS-51 Interrupt Sources Figure 7-23. IE: Interrupt Enable Register

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE (Figure 7-23). Note that IE contains also a global disable bit, EA, which disables all interrupts at once.

#### 7.8.1 Priority Level Structure

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in Special Function Register IP (Figure 7-24). A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

marked	MSE	3)						(LSB)	
e servic	X	X	PT2	PS	PT1	PX1	PTO	PX0 min	
Symbol	45.15	sition	Survey 1	nctio	d				
-	15	IP.6		serve	d				
ir yo be	generate r of these		le	defines the Timer 2 interrupt priority level. PT2 = 1 programs it to the higher priority level.					
PS OV	ei p	9(4)U	defines the Serial Port interrupt priority level. PS = 1 programs it to the higher priority level.						
PT1	IF	2.3	defines the Timer 1 interrupt priority level. PT1 = 1 programs it to the high priority level.						
PX1	IP.2		le	defines the External Interrupt 1 priority level. PX1 = 1 programs it to the higher priority level.					
PT0	IF	2.1	le	defines the Timer 0 interrupt priority level. PT0 = 1 programs it to the higher priority level.					
PX0		0.0						upt 0 priority to the higher	
	(88)		pr	priority level.			(05M)		

Figure 7-24. IP: Interrupt Priority Register

If two requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, as follows:

	SOURCE	PRIORITY WITHIN LEVEL
1.	IEO	(highest) (highest)
1.	TF0	net and z = to or me received a
3.	IE1	
4.	DEVISTE1	
5.	RI+TI	
6.	TF2 + EXF2	asog tid amb 410 (lowest)


Note that the "priority within level" structure is only used to resolve simultaneous requests of the same priority level.

#### 7.8.2 How Interrupts Are Handled

The interrupt flags are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware-generated LCALL is not blocked by any of the following conditions:

- An interrupt of equal or higher priority level is already in progress.
- 2. The current (polling) cycle is not the final cycle in the execution of the instruction in progress.
- 3. The instruction in progress is RETI or any access to the IE or IP registers.

Any of these three conditions will block the generation of the LCALL to the interrupt service routine. Condition 2 ensures that the instruction in progress will be completed



Island Side of the Figure 7-25. Interrupt Response Timing Diagram

before vectoring to any service routine. Condition 3 ensures that if the instruction in progress is RETI or any access to IE or IP, then at least *one more* instruction will be executed before any interrupt is vectored to.

The polling cycle is repeated with each machine cycle, and the values polled are the values that were present at S5P2 of the previous machine cycle. Note then that if an interrupt flag is active but not being responded to for one of the above conditions, if the flag is not *still* active when the blocking condition is removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.

The polling cycle/LCALL sequence is illustrated in Figure 7-25.

Note that if an interrupt of higher priority level goes active prior to S5P2 of the machine cycle labeled C3 in Figure 7-25, then in accordance with the above rules it will be vectored to during C5 and C6, without any instruction of the lower priority routine having been executed.

Thus the processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate servicing routine. In some cases it also clears the flag that generated the interrupt, and in other cases it doesn't. It never clears the Serial Port or Timer 2 flags. This has to be done in the user's software. It clears an external interrupt flag (IE0 or IE1) only if it was transition-activated. The hardware-generated LCALL pushes the contents of the Program Counter onto the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to, as shown below.

SOURCE	VECTOR ADDRESS
	0003H
th an 8 OTT resist	000BH
IE1 STORE TON	0013H
TF1	001BH
	0023H
TF2+EXF2	od 002BH 2000

Execution proceeds from that location until the RETI instruction is encountered. The RETI instruction informs the processor that this interrupt routine is no longer in progress, then pops the top two bytes from the stack and reloads the Program Counter. Execution of the interrupted program continues from where it left off.

Note that a simple RET instruction would also have returned execution to the interrupted program, but it would have left the interrupt control system thinking an interrupt was still in progress.

## 7.8.3 External Interrupts

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external interrupt x is triggered by a detected low at the  $\overline{\text{INTx}}$  pin. If ITx = 1, external interrupt x is edge-triggered. In this mode if successive samples of the  $\overline{\text{INTx}}$  pin show a high in one cycle and a low in the next cycle, interrupt request flag IEx in TCON is set. Flag bit IEx then requests the interrupt.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 12 oscillator periods to ensure sampling. If the external interrupt is transition-activated, the external source has to hold the request pin high for at least one cycle, and then hold it low for at least one cycle to ensure that the transition is seen so that interrupt request flag IEx will be set. IEx will be automatically cleared by the CPU when the service routine is called.

If the external interrupt is level-activated, the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated.

## 7.8.4 Response Time

The INTO and INTI levels are inverted and latched into IEO and IE1 at S5P2 of every machine cycle. The values are not actually polled by the circuitry until the next machine cycle. If a request is active and conditions are right for it to be acknowledged, a hardware subroutine call to the requested service routine will be the next instruction to be executed. The call itself takes two cycles. Thus, a minimum of three complete machine cycles elapse between activation of an external interrupt request and the beginning of execution of the first instruction of the service routine. Figure 7-25 shows interrupt response timings.

A longer response time would result if the request is blocked by one of the 3 previously listed conditions. If an interrupt of equal or higher priority level is already in progress, the additional wait time obviously depends on the nature of the other interrupt's service routine. If the instruction in progress is not in its final cycle, the additional wait time cannot be more than 3 cycles, since the longest instructions (MUL and DIV) are only 4 cycles long, and if the instruction in progress is RETI or an access to IE or IP, the additional wait time cannot be more than 5 cycles (a maximum of one more cycle to complete the instruction in progress, plus 4 cycles to complete the next instruction if the instruction is MUL or DIV).

Thus, in a single-interrupt system, the response time is always more than 3 cycles and less than 9 cycles.

#### 1.9 SINGLE-STEP OPERATION

The 8051 interrupt structure allows single-step execution with very little software overhead. As previously noted, an interrupt request will not be responded to while an interrupt of equal priority level is still in progress, nor will it be responded to after RETI until at least one other instruction has been executed. Thus, once an interrupt routine has been entered, it cannot be re-entered until at least one instruction of the interrupted program is executed. One way to use this feature for single-stop operation is to program one of the external interrupts (say, NTO) to be level-activated. The service routine for the interrupt will terminate with the following code:

JNB	P3.2,\$	;WAIT HERE TILL INTO
JB		NOW WAIT HERE TILL
		:GO BACK AND EXECUTE ONE INSTRUCTION

Now if the INTO pin, which is also the P3.2 pin, is held normally low, the CPU will go right into the External Interrupt 0 routine and stay there until INTO is pulsed (from low to high to low). Then it will execute RETI, go back to the task program, execute one instruction, and immediately re-enter the External Interrupt 0 routine to await the next pulsing of P3.2. One step of the task program is executed each time P3.2 is pulsed.

#### 7.10 RESET

The reset input is the RST pin, which is the input to a Schmitt Trigger.

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. The CPU responds by executing




Figure 7-26. Power on Reset Circuit

an internal reset. It also configures the ALE and PSEN pins as inputs. (They are quasi-bidirectional). The internal reset is executed during the second cycle in which RST is high and is repeated every cycle until RST goes low. It leaves the internal registers as follows:

REGISTER PC ACC	000H
PSW with the ton at past and it amost	
thou is removed, the demed inter do	07H
DOTE THE CENTER WORDS, the Lact topped	HOOOH
po-past besides not not serviced by political	UFFH
IP (8051)	XXXUUUUUB
IP (8052)	XX000000B
IE (8051)	OXXUUUUUB
IE (8052) TMOD	0X000000B
TCOM SOR TOVOL YEROER SOMEEN TO MUT	HOO that is an inter
T2CON (8052 only)	00H
THO Co and Co, without any instruction of	
ILU hammen need animal animal	UUH
Ini	UUH
TLI acknowledges as laterage regarded	HOO DE DECESSOR
TH2 TL2 TL2	00H
PCAPSH (8052 only)	LOO TOURS
RCAP2L (8052 only) SCON	00H
SCON	00H
SBUF	Indeterminate
PCON (HMOS)	0XXXXXXXB
PCON (CHMOS)	0XXX0000B

The internal RAM is not affected by reset. When VCC is turned on, the RAM content is indeterminate unless the part is returning from a reduced power mode of operation.

#### **POWER-ON RESET**

An automatic reset can be obtained when VCC is turned on by connecting the RST pin to VCC through a 10  $\mu \rm f$  capacitor and to VSS through an 8.2K $\Omega$  resistor, providing the VCC risetime does not exceed a millisecond and the oscillator start-up time does not exceed 10 milliseconds. This power-on reset circuit is shown in Figure 7-26. When power comes on, the current drawn by RST commences to charge the capacitor. The voltage at RST is the difference between VCC and the capacitor voltage, and decreases from VCC as the cap charges. The larger the capacitor, the more slowly VRST decreases. VRST must remain above the lower threshold of the Schmitt Trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles.

# 7.11 POWER-SAVING MODES OF OPERATION

For applications where power consumption is critical the CHMOS version provides power reduced modes of operation as a standard feature. The power down mode in HMOS devices is no longer a standard feature and is being phased out.

#### 7.11.1 CHMOS Power Reduction Modes

CHMOS versions have two power-reducing modes, Idle and Power Down. The input through which backup power is supplied during these operations is VCC. Figure 7-27 shows the internal circuitry which implements these features. In the Idle mode (IDL = 1), the oscillator continues to run and the Interrupt, Serial Port, and Timer blocks continue to be clocked, but the clock signal is gated off to the CPU. In Power Down (PD = 1), the oscillator is frozen. The Idle and Power Down modes are activated by setting bits in Special Function Register PCON. The address of this register is 87H. Figure 7-28 details its contents.

#### IDLE MODE

An instruction that sets PCON.0 causes that to be the last instruction executed before going into the Idle mode. In the Idle mode, the internal clock signal is gated off to the CPU, but not to the Interrupt, Timer, and Serial Port functions. The CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle. The port pins hold the logical states they had at the time Idle was activated. ALE and PSEN hold at logic high levels.

There are two ways to terminate the Idle. Activation of any enabled interrupt will cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to




Figure 7-28. PCON: Power Control Register

be executed will be the one following the instruction that put the device into Idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred during normal operation or during an Idle. For example, an instruction that activates Idle can also set one or both flag bits. When Idle is terminated by an interrupt, the interrupt service routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock oscillator is still running, the hardware reset needs to be held active for only two machine cycles (24 oscillator periods) to complete the




Figure 7-27. Idle and Power Down Hardware

reset.

#### POWER DOWN MODE

An instruction that sets PCON.1 causes that to be the last instruction executed before going into the Power Down mode. In the Power Down mode, the on-chip oscillator is stopped. With the clock frozen, all functions are stopped, but the on-chip RAM and Special Function Registers are held. The port pins output the values held by their respective SFRs. ALE and PSEN output lows.

The only exit from Power Down is a hardware reset. Reset redefines all the SFRs, but does not change the on-chip RAM.

In the Power down mode of operation, VCC can be reduced to minimize power consumption. Care must be taken, however, to ensure that VCC is not reduced before the Power Down mode is invoked, and that VCC is restored to its normal operating level, before the Power Down mode is terminated. The reset that terminates Power Down also frees the oscillator. The reset should not be activated before VCC is restored to its normal operating level, and must be held active long enough to allow the oscillator to restart and stabilize (normally less than 10 msec).

## 7.12 8751H vas interrupt, the interrupt serv H1778 21.7

The 8751H is the EPROM member of the MCS-51 family. This means that the on-chip Program Memory can be electrically programmed, and can be erased by exposure to ultraviolet light. The 8751H also has a provision for

denying external access to the on-chip Program Memory, in order to protect its contents against software piracy.

## 7.12.1 Programming the EPROM

To be programmed, the 8751H must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0–P2.3 of Port 2, while the data byte is applied to Port 0. Pins P2.4–P2.6 and PSEN should be held low, and P2.7 and RST high. (These are all TTL levels except RST, which requires 2.5V for a logic high.) EA/VPP is held normally high, and is pulsed to +21V. While EA/VPP is at 21V, the ALE/PROG pin, which is normally being held high, is pulsed low for 50 msec. Then EA/VPP is returned to high. This setup is shown in Figure 7.29. Detailed timing specifications are provided in the 8751H data sheet.

Note: The  $\overline{EA}$  pin must not be allowed to go above the maximum specified VPP level of 21.5V for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches.

#### 7.12.2 Program Verification

If the program security bit has not been programmed, the on-chip Program Memory can be read out for verification purposes, if desired, either during or after the programming operation. The required setup, which is shown in Figure 7.30, is the same as for programming the EPROM




Figure 7-29. Programming the 8751H

except that pin P2.7 is held at TTL low (or used as an active-low read strobe). The address of the Program Memory location to be read is applied to Port 1 and pins P2.0–P2.3. The other Port 2 pins and  $\overline{\text{PSEN}}$  are held low. ALE,  $\overline{\text{EA}}$ , and RST are held high. The contents of the addressed location will come out on Port 0. External pullups are required on Port 0 for this operation.

#### 7.12.3 Program Memory Security

The 8751H contains a security bit, which, once programmed, denies electrical access by any external means to the on-chip Program Memory. The setup and procedure for programming the security bit are the same as for normal programming, except that pin P2.6 is held at TTL high.

The setup is shown in Figure 7.31. Port 0, Port 1, and pins P2.0–P2.3 of Port 2 may be in any state.

Once the security bit has been programmed, it can be deactivated only by full erasure of the Program Memory. While it is programmed, the internal Program Memory cannot be read out, the device cannot be further programmed, and it cannot execute external program memory. Erasing the EPROM, thus deactivating the security bit, restores the device's full functionality. It can then be re-programmed.

## 7.12.4 Erasure Characteristics

Erasure of the 8751H Program Memory begins to occur when the chip is exposed to light with wavelengths shorter




Figure 7-30. Program Verification in the 8751H and 8051




Figure 7-31. Programming the Security Bit in the 8751H

fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the 8751H to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W/cm<sup>2</sup>. Exposing the 8751H to an ultraviolet lamp of 12,000  $\mu$ W/cm<sup>2</sup> rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

Liabute teaves the array in an air to state.

# 7.13 MORE ABOUT THE ON-CHIP OSCILLATOR

#### 7.13.1 HMOS Versions Table AR AR AR

The on-chip oscillator circuitry for the HMOS (HMOS-I and HMOS-II) members of the MCS-51 family is a single stage linear inverter (Figure 7-32), intended for use as a crystal-controlled, positive reactance oscillator (Figure 7-33). In this application the crystal is operated in its fundamental response mode as an inductive reactance in parallel resonance with capacitance external to the crystal.




Figure 7-32. On-Chip Oscillator Circuitry in the HMOS Versions of the MCS-51 Family




Figure 7-33. Using the HMOS On-Chip Oscillator

The crystal specifications and capacitance values (C1 and C2 in Figure 7-33) are not critical. 30 pF can be used in these positions at any frequency with good quality crystals. A ceramic resonator can be used in place of the crystal in cost-sensitive applications. When a ceramic resonator is used, C1 and C2 are normally selected to be of somewhat higher values, typically, 47 pF. The manufacturer of the ceramic resonator should be consulted for recommendations on the values of these capacitors.

A more in-depth discussion of crystal specifications, ce-




Figure 7-34. Driving the HMOS MCS-51 Parts with an External Clock Source

ramic resonators, and the selection of values for C1 and C2 can be found in Application Note AP-155, "Oscillators for Microcontrollers," which is included in this manual.

To drive the HMOS parts with an external clock source, apply the external clock signal to XTAL2, and ground XTAL1, as shown in Figure 7-34. A pull-up resistor may be used (to increase noise margin), but is optional if VOH of the driving gate exceeds the VIHMIN specification of XTAL2.

#### 7.13.2 CHMOS

The on-chip oscillator circuitry for the 80C51, shown in Figure 7-35, consists of a single stage linear inverter intended for use as a crystal-controlled, positive reactance oscillator in the same manner as the HMOS parts. However, there are some important differences.

One difference is that the 80C51 is able to turn off its oscillator under software control (by writing a 1 to the PD bit in PCON). Another difference is that in the 80C51 the internal clocking circuitry is driven by the signal at XTAL1, whereas in the HMOS versions it is by the signal at XTAL2.

The feedback resistor Rf in Figure 7-35 consists of paralleled n- and p-channel FETs controlled by the PD bit, such that Rf is opened when PD = 1. The diodes D1 and D2, which act as clamps to VCC and VSS, are parasitic to the Rf FETs.




Figure 7-35. On-Chip Oscillator Circuitry in the CHMOS Versions of the MCS-51 Family




Figure 7-36. Using the CHMOS On-Chip Oscillator

The oscillator can be used with the same external components as the HMOS versions, as shown in Figure 7-36. Typically, C1 = C2 = 30 pF when the feedback element is a quartz crystal, and C1 = C2 = 47 pF when a ceramic resonator is used.

To drive the CHMOS parts with an external clock source, apply the external clock signal to XTAL1, and leave XTAL2 float, as shown in Figure 7-37.

The reason for this change from the way the HMOS part is driven can be seen by comparing Figures 7-32 and 7-35. In the HMOS devices the internal timing circuits are driven by the signal at XTAL2. In the CHMOS devices the internal timing circuits are driven by the signal at XTAL1.




Figure 7-37. Driving the CHMOS MCS-51 Parts
with an External Clock Source

#### 7.14 INTERNAL TIMING

Figures 7-38 through 7-41 show when the various strobe and port signals are clocked internally. The figures do not show rise and fall times of the signals, nor do they show propagation delays between the XTAL2 signal and events at other pins.

Rise and fall times are dependent on the external loading that each pin must drive. They are often taken to be something in the neighborhood of 10 nsec, measured between 0.8V and 2.0V.

Propagation delays are different for different pins. For a given pin they vary with pin loading, temperature, VCC, and manufacturing lot. If the XTAL2 waveform is taken as the timing reference, prop delays may vary from 25 to 125 nsec.

The AC Timings section of the data sheets do not reference any timing to the XTAL2 waveform. Rather, they relate the critical edges of control and input signals to each other. The timings published in the data sheets include the effects of propagation delays under the specified test conditions.

#### 7.15 MCS-51 PIN DESCRIPTIONS

VCC: Supply voltage.

VSS: Circuit ground potential.

**Port 0:** Port 0 is an 8-bit open drain bidirectional I/O port. As an open drain output port it can sink 8 LS TTL loads. Port 0 pins that have 1s written to them float, and in that state will function as high-impedance inputs. Port 0 is also

the multiplexed low-order address and data bus during accesses to external memory. In this application it uses strong internal pullups when emitting 1s. Port 0 also emits code bytes during program verification. In that application, external pullups are required.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The port 1 output buffers can sink/source 4 LS TTL loads. Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

In the 8052, pins P1.0 and P1.1 also serve the alternate functions of T2 and T2EX. T2 is the Timer 2 external input. T2EX is the input through which a Timer 2 "capture" is triggered.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source 4 LS TTL loads. Port 2 emits the high-order address byte during accesses to external memory that use 16-bit addresses. In this application it uses the strong internal pullups when emitting 1s. Port 2 also receives the high-order address and control bits during 8751H programming and verification, and during program verification in the 8051AH.

**Port 3:** Port 3 is an 8-bit bidirectional I/O port with internal pullups. It also serves the functions of various special features of the MCS-51 Family, as listed below:

**PORT PIN ALTERNATE FUNCTION** RXD (serial input port) P3.0 TXD (serial output port) P3.1 INTO (external interrupt 0) P3.2 P3.3 INT1 (external interrupt 1) T0 (Timer 0 external input) P3.4 P3.5 T1 (Timer 1 external input) WR (external data memory P3.6 write strobe) RD (external data memory P3.7 read strobe)

The Port 3 output buffers can source/sink 4 LS TTL loads.

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

ALE/PROG: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. ALE is emitted at a constant rate of 1/6 of the oscillator frequency, for external timing or clocking purposes, even when there are no accesses to external memory. (However, one ALE pulse is skipped during each acces to external Data Memory). This pin is also the program pulse input (PROG) during EPROM programming.

PSEN: Program Store Enable is the read strobe to external Program Memory. When the device is executing out of external Program Memory, PSEN is activated twice each machine cycle (except that two PSEN activations are skipped during accesses to external Data Memory). PSEN is not activated when the device is executing out of internal Program Memory.

EA/VPP: When EA is held high the CPU executes out of internal Program Memory (unless the Program Counter exceeds 0FFFH in the 8051AH, or 1FFFH in the 8052). Holding EA low forces the CPU to execute out of external memory regardless of the Program Counter value. In the 8031AH and 8032, EA must be externally wired low. In the 8751H, this pin also receives the 21V programming supply voltage (VPP) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

Figure 7-39. External Data Memory Read Cycle




Figure 7-38. External Program Memory Fetches is 2 not at gaining make again as H19790 zbesoxs.




Figure 7-39. External Data Memory Read Cycle




Figure 7-40. External Data Memory Write Cycle






Figure 7-41. Port Operation



Payre 7-40. Enternal Data Memory Write Cycle



Floure 7-41. Port Operation

# and Instruction Set

and Instruction Set

# CHAPTER 8 MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

The information presented in this chapter is collected from chapter 7 (MCS®-51 ARCHITECTURE) of this book. The material has been selected and rearranged to form a quick and convenient reference for the programmers of the MCS-51.

The following list should make it easier to find a subject in this chapter.

MEMORY ORGANIZATION		
PROGRAM MEMORY		8.2
DATA MEMORY		8.3
DIRECT AND INDIRECT ADDRESS AREA		8.5
SPECIAL FUNCTION REGISTERS		8.7
CONTENTS OF SFRs AFTER POWER-ON		
SFR MEMORY MAP		8.9
PROGRAM STATUS WORD (PSW)		8.10
POWER CONTROL REGISTER (PCON)		8.11
INTERRUPTS		8.12
INTERRUPT ENABLE REGISTER (IE)	*	8.13
ASSIGNING PRIORITY LEVEL		8.14
INTERRUPT PRIORITY REGISTER	sares	8.14
TIMER/COUNTER CONTROL REGISTER (TCON)	0000	8.15
TIMER/COUNTER MODE CONTROL REGISTER (TMOD)		
TIMER SET-UP		
TIMER/COUNTER 0		8.18
TIMER/COUNTER 1		8.19
TIMER/COUNTER 2 CONTROL REGISTER (T2CON)		8.20
TIMER/COUNTER 2 SET-UP		8.21
SERIAL PORT CONTROL REGISTER		8.22
SERIAL PORT SET-UP		8.23
GENERATING BAUD RATES		8.23
MCS-51 INSTRUCTION SET		8.26
INSTRUCTION DEFINITIONS		8.33

### **MEMORY ORGANIZATION**

### PROGRAM MEMORY:

The 8051 has separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64K bytes long. The lower 4K (8K for the 8052) may reside on-chip.

MCS®-51 PROGR

Figure 8.1 shows a map of the 8051 program memory, and Figure 8.2 shows a map of the 8052 program memory.




Figure 8.1
The 8051 Program Memory.





Figure 8.2
The 8052 Program Memory.

### **DATA MEMORY:**

The 8051 can address up to 64K bytes of Data Memory external to the chip. The "MOVX" instruction is used to access the external data memory. (Refer to the MCS-51 Instruction Set, in this chapter, for detailed description of instructions).

The 8051 has 128 bytes of on-chip RAM (256 bytes in the 8052) plus a number of Special Function Registers (SFRs). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). Figure 8.3 shows the 8051 and the 8052 Data Memory organization.






Figure 8.3a
The 8051 Data Memory.




Figure 8.3b The 8052 Data Memory.

### INDIRECT ADDRESS AREA:

Note that in Figure 8.3b the SFRs and the indirect address RAM have the same addresses (80H-0FFH). Nevertheless, they are two separate areas and are accessed in two different ways.

For example the instruction

MOV 80H, #0AAH

writes 0AAH to Port 0 which is one of the SFRs and the instruction

MOV R0.#80H

MOV @RO,#0BBH

writes 0BBH in location 80H of the data RAM. Thus, after execution of both of the above instructions Port 0 will contain 0AAH and location 80 of the RAM will contain 0BBH.

### DIRECT AND INDIRECT ADDRESS AREA:

The 128 bytes of RAM which can be accessed by both direct and indirect addressing can be divided into 3 segments as listed below and shown in Figure 8.4.

1. Register Banks 0-3: Locations 0 through 1FH (32 bytes). ASM-51 and the device after reset default to register bank 0. To use the other register banks the user must select them in the software (refer to the MCS-51 Micro Assembler User's Guide). Each register bank contains 8 one-byte registers, 0 through 7.

Reset initializes the Stack Pointer to location 07H and it is incremented once to start from location 08H which is the first register (RO) of the second register bank. Thus, if one is going to use more than one register bank, the SP should be initialized to a different location of the RAM where is not used for data storage (ie, higher part of the RAM).

**2. Bit Addressable Area:** 16 bytes have been assigned for this segment, 20H–2FH. Each one of the 128 bits of this segment can be directly addressed (0–7FH).

The bits can be referred to in two ways both of which are acceptable by the ASM-51. One way is to refer to their addresses, ie, 0 to 7FH. The other way is with reference to bytes 20H to 2FH. Thus bits 0-7 can also be referred to as bits 20.0-20.7, and bits 8-FH are the same as 21.0-21.7 and so on.

Each of the 16 bytes in this segment can also be addressed as a byte.

**3. Scratch Pad Area:** Bytes 30H through 7FH are available to the user as data RAM. However, if the stack pointer has been initialized to this area, enough number of bytes should be left aside for it to prevent SP data destruction.




Figure 8.4 shows the different segments of the on-chip RAM.

Figure 8.4

128 Bytes of RAM Direct And Indirect Addressable

Sofferon Pad Area: Bytes 50th through 17th are available to the user is data KAM, However, if the
ack pointer has been initialized to this area, enough number of bytes should be left aside for it to prevent
P data destruction.

### SPECIAL FUNCTION REGISTERS: 9 93374 TRUL MATMOD 8998 BHT OD TAHW

Table 8.1 contains a list of all the SFRs, and their addresses. The table also indicates whether each one is only byte addressable (doesn't have a designator), or byte and bit addressable (marked with an asterisk). Furthermore, it designates those available only in the 8052 (marked with a '+' sign).

Comparing Table 8.1 and Figure 8.5 shows that all of the SFRs that are byte and bit addressable are located on the first column of the diagram in Figure 8.5.

		'ACC
	Table 8.1	8° W89°
SYMBOL	NAME	ADDRESS
*ACC	Accumulator Accumulator	ОЕОН
*B	B Register	0F0H
*PSW	Program Status Word	0D0H
SP	Stack Pointer	81H
DPTR	Data Pointer 2 Bytes:	193
DPL	Low Byte	82H
DPH	High Byte	83H
*P0	Port 0 000000x6 satia	80H
*P1	Port 1 00000000	90H
*P2	Port 2 00000000	0A0H
*P3	Port 3	0В0Н
*IP	Interrupt Priority Control	0B8H
*IE	Interrupt Enable Control	0A8H
TMOD	Timer/Counter Mode Control	89H
*TCON	Timer/Counter Control	88H
*+T2CON	Timer/Counter 2 Control	0C8H
TH0	Timer/Counter 0 High Byte	8CH
TLO	Timer/Counter 0 Low Byte	MAH 8AH
TH1	Timer/Counter 1 High Byte	8DH
TL1	Timer/Counter 1 Low Byte	8BH
+TH2	Timer/Counter 2 High Byte	0CDH
+TL2	Timer/Counter 2 Low Byte	0CCH
+RCAP2H	T/C 2 Capture Reg. High Byte	0CBH
+RCAP2L	T/C 2 Capture Reg. Low Byte	OCAH
*SCON	Serial Control	98H
SBUF	Serial Data Buffer	99H
PCON	Power Control	87H

### WHAT DO THE SFRs CONTAIN JUST AFTER POWER-ON OR A RESET? 1410392

Table 8.2 lists the contents of each SFR after power-on or a hardware reset.


Table 8.2

Contents of the SFRs after reset.

REGISTER		VALUE IN BI	NARY
*ACC		00000000	
*PSW		00000000	
SP		00000111	
DPTR GGA		NAME	SYMBOL
DPH		00000000	
DPL		0000000	
*P0 *P1 0		Program Statistists	
*P2			PSW .
*P3		Stack Pointed Interest	
		11111111 8051 XXX00000,	
*IB8		8052 XX000000	
*IE8		8051 0XX00000,	
H08		8052 0X000000 0 hog	
TMOD		00000000 t moq	
*TCON		00000000	
*+T2CON		00000000	
THO		00000000	
TLO		00000000	
TH1		00000000	
TL1		00000000	
TH2 TL2		00000000	
RCAP2H		00000000	
- RCAP2L			
*SCON			
SBUF			THT
PCON		HMOS OXXXXXXX	TLIT
		CHMOS 0XXX0000	
HODO	BIV		
= Undefined		Timer/Counter 2 Low B	TL2
= Bit Addressable		T/C 2 Capture Reg. Hig	RCAP2H
- = 8052 only		T/C 2 Capture Reg. Lo.	



### Those SFRs that have their bits assigned for various functions are listed in this AAM YROMM AR of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter





Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter of this book.

### PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

HI A									
CY	AC	F0	RS1	RS0	OV	_ P			
ta /								ACC	
CY	PSW. 7	Carry F	lag.						
AC	PSW. 6	Auxiliar	y Carry F	lag.		REAP2L		тасон	
F0	PSW. 5	Flag 0 a	available	to the use	er for genera	al purpose.			
RS1	PSW. 4				1 (SEE NO				
1/0	PSW. 3							P3	
RS0				elector bit	0 (SEE NO	TE 1).			
OV	PSW. 2	Overflor	w Flag.						
355	PSW. 1	Reserve	ed for futi	ure use.					
P	PSW. 0	Parity f	lag. set/d	cleared b	y hardware	each instri	action cycle	to indicate	an
		odd/eve	en numbe	r of '1' bit	s in the acc	umulator.		TCON	

NOTE 1: The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	REGISTER BANK	ADDRESS
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

### PCON: POWER CONTROL REGISTER, NOT BIT ADDRESSABLE.

.209	lowing st	of the fe	sendt He	must tale	900 17-2	DM sub n	2 sinternata	
SMOD	-		_	GF1	GF0	PD	IDL	
					Lot	ousinm H	will on the	

SMOD Double baud rate bit. When Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial Port is used in modes 1, 2, or 3.

Not implemented.

— Not implemented.

— Not implemented.

GF1 General purpose flag bit.

GFO General purpose flag bit.

PD Power Down bit. Setting this bit activates Power Down operation in the 80C51BH. (Available only in CHMOS).

IDL Idle Mode bit. Setting this bit activates Idle Mode operation in the 80C51BH. (Available only in CHMOS).

If 1s are written to PD and IDL at the same time, PD takes precedence.

### INTERRUPTS:

In order to use any of the interrupts in the MCS-51, one must take all three of the following steps.

PCON: POWER CONTROL REGISTER, NOT BIT ADDRESSABLE.

- 1. Set the EA (enable all) bit in the IE register to 1.
- 2. Set the corresponding individual interrupt enable bit in the IE register to 1.
- 3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

INTERRUPT SOURCE	VECTOR	130
IE0	11d 0003H	GRO
this bit activates Power Down operation 07The 80C51BH. (Available	000BH	
TF1	001BH	
RI & TI activates lide Mode operation in TRI & TI	0023H 002BH	

In addition, for external interrupts, pins INTO and INTI (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits ITO or IT1 in the TCON register may need to be set to 1.

ITx = 0 level activated

ITx = 1 transition activated

### 

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

ame level	lower or s	e vd bete	ematri se	in canacit	22/170010	ni si saiv	ing terretary
EA	_	ET2	ES	ET1	EX1	ET0	EX0

- EA IE. 7 Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
- IE. 6 Not implemented.
- ET2 IE. 5 Enable or disable the Timer 2 overflow or capture interrupt (8052 only).
- ES IE. 4 Enable or disable the serial port interrupt.
- ET1 IE. 3 Enable or disable the Timer 1 overflow interrupt.
- EX1 IE. 2 Enable or disable External Interrupt 1.
- ETO IE. 1 Enable or disable the Timer 0 overflow interrupt.
- EXO IE. 0 Enable or disable External Interrupt 0.

IF: INTERRUPT PRIVABLE REMOTER, OH ADDRESSABLE.

- - PT2 PS PT1 PX1 PT0 PX0

### ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS: 190/849704 :38

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1.

Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.

### PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level.

From high to low, interrupt sources are listed below:

IE0

TF0

IE1

TF1

RI or TI

TF2 or EXF2

### IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

_	_	PT2	PS	PT1	PX1	PT0	PX0


- IP. 7 Not implemented.
- IP. 6 Not implemented.
- PT2 IP. 5 Defines the Timer 2 interrupt priority level (8052 only).
- PS IP. 4 Defines the Serial Port interrupt priority level.
- PT1 IP. 3 Defines the Timer 1 interrupt priority level.
- PX1 IP. 2 Defines the External Interrupt 1 priority level.
- PTO IP. 1 Defines the Timer 0 interrupt priority level.
- PX0 IP. 0 Defines the External Interrupt 0 priority level.

### TCON: TIMER/COUNTER CONTROL REGISTER, BIT ADDRESSABLE.

TF1	TR1	TF0	TR0	IE1 IT1	IE0	ITO	

- TF1 TCON. 7 Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine.
- TR1 TCON. 6 Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF.
- TFO TCON. 5 Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.
- TRO TCON. 4 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF.
- IE1 TCON. 3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected, cleared by hardware when interrupt is processed.
- IT1 TCON. 2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.
- IEO TCON. 1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected, cleared by hardware when interrupt is processed.
- ITO TCON. 0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.

### TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.



GATE When TRx (in TCON) is set and GATE=1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE=0, TIMER/COUNTERx will run only while TRx=1 (software control).

C/T Timer or counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin).

M1 Mode selector bit. (NOTE 1) Mode selector bit. (NOTE 1) Mode selector bit. (NOTE 1) Mode selector bit. (NOTE 1)

### NOTE 1:

### M1 M0 OPERATING MODE

- 0 0 13-bit Timer (MCS-48 compatible)
- 0 1 1 16-bit Timer/Counter
- 1 0 2 8-bit Auto-Reload Timer/Counter
- 1 1 3 (Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits, TH0 is an 8-bit Timer and is controlled by Timer 1 control bits.
- 1 1 3 (Timer 1) Timer/Counter 1 stopped.

### **TIMER SET-UP**

Tables 8.3 through 8.6 give some values for TMOD which can be used to set up Timer 0 in different modes.

It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (tables 8.5 and 8.6).

For example if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value that must be loaded into TMOD is 69H (09H from Table 8.3 ORed with 60H from Table 8.6).

Moreover it is assumed that the user, at this point, is not ready to turn the timers on and will do that at a different point in the program by setting bit TRx (in TCON) to 1.

EXTERNAL CONTROL (NOTE 2)	INTERNAL CONTROL (NOTE 1)	социтея о Римстком	BOOM
	HINO WAN	13-bit timer	

A.8 plds?

sample of the time to fitting the school of a state of the in the source

VOTE 2: The Timer is turned ON/OFF by the 1 to 0 transition on INTO (P3.2) when TRO = 1, (hardware control).

### IMER/COUNTER 0

Tables 8.3 through 8.6 give some values for TMOD which can be used to set up Times come values for TMOD which can be used to set up Times and Times and Times are up Times and Times and Times are up T

Table 8.3

A Part of the last				
MODE	TIMER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)	It is assumed that only one to in any mode, the value in T and 8.6).
0	13-bit timer	00H	08H	For example if it is desired
ORed when 601	16-bit timer	01H		COUNTER, then the value
2	8-bit auto reload	02H	0AH	from Table 8.6).
3	two 8-bit timers	03H	OBH	

AS A COUNTER:

Table 8.4

		TMOD			
MODE	COUNTER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit timer	04H	0CH		
1	16-bit timer	05H	ODH		
2	8-bit auto reload	06H	0EH		
3	one 8-bit counter	07H	0FH		

NOTE 1: The Timer is turned ON/OFF by setting/clearing bit TR0 in the software.

**NOTE 2:** The Timer is turned ON/OFF by the 1 to 0 transition on  $\overline{\text{INTO}}$  (P3.2) when TR0 = 1, (hardware control).

### TROOM: TIMER/COUNTER 1 CONTROL REGISTER, BIT ADDRI TATUUON/TAMIT

### AS A TIMER:

Table 8.5

	R2 C/TZ CP/RLE	TIV	IOD
MODE	TIMER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)
o tou Ola Z	13-bit timer	00H	80H
. 1	16-bit timer	10H	90H
Daysia Vd	8-bit auto reload	20H	AOH
3	does not run	30H	ВОН

# Receive clock flag. When set, causes the Serial Port to use Tim; Rathuoo A &A

	e Serial Port to use Ti	TN	IOD	
	COUNTER 1 FUNCTION		CONTROL	
it aloc0, or be	13-bit timer	1 × 40H	COH	
1	16-bit timer	0 50H	DOH DOH	
2 .mer. 2	8-bit auto reload	60H	EOH S	
3	not available		ne Countee select	

NOTE 1: The Timer is turned ON/OFF by setting/clearing bit TR1 in the software.

**NOTE 2:** The Timer is turned ON/OFF by the 1 to 0 transition on  $\overline{\text{INT1}}$  (P3.3) when TR1 = 1, (hardware TCLK = 1, this bit is ignored and the Tinger is forced to Auto. (loring Timer 2

# T2CON: TIMER/COUNTER 2 CONTROL REGISTER. BIT ADDRESSABLE, OR A

8052 ONLY.

		TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
TF2	T20	CON.7						red by so		2 will not set
EXF2	T20	CON.6	transition	on T2EX, the cpu to	and EXE	EN2 = 1.W	hen Time	er 2 interr	upt is enab	by a negative led, EXF2 = 1 just be cleared
RCLK	T20	CON.5		ceive clock	k in mode					verflow pulses everflow to be
TCLK	T20	CON.4		its transm	nit clock i	n modes 1				er 2 overflow er 1 overflows
EXEN2	T20	CON.3	result of	negative t	ransition		if Timer	2 is not	being used	to occur as a
TR2	T20	CON.2	Software	START/S	ΓOP contr	rol for Tin	ner 2. A		arts the Ti	mer. S
C/T2	T20	CON.1	Timer or $0 = Interns$			nal Event (	Counter (		ge triggere	ed).
			if EXEN2 or negative	= 1. When	ons at T	Auto-Relo 2EX when	ads will o	occur either $2 = 1$ . Wh	er with Tim	tions at T2EX er 2 overflows RCLK=1 or ad on Timer 2

overflow.

# TIMER/COUNTER 2 SET-UP THAT HE RETENDED JOST HOS JAIRES MODE

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on.

### AS A TIMER:

Table 8.7

	T20	CON
tere in modes 2 & 3. In mode 2 or 3 if the received 9th data bit (RB8) is 0 and if a valid stored was not received	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)
16-bit auto-reload	00H	08H
16-bit capture BAUD rate generator receive &	H10	09H
transmit same baud rate	34H	die ad 36H % C ea
receive only	24H	26H
transmit only and hid dis add to bea	of to state at the	it inter Hat las. Se

### AS A COUNTER:

Table 8.8

	Т	T2CON			
BAUD RATE	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)			
16-bit auto-reload	TRAU #8-8 02H	0AH			
16-bit capture	TRAU #8-9	овн			

NOTE 1: Capture/Reload occurs only on Timer/Counter overflow.

**NOTE 2:** Capture/Reload occurs on Timer/Counter overflow and a 1 to 0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generating mode.

# SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE.

SMO		SM2	REN	TB8	RB8	node the	RI	Except for the band rate grave 1782 bit. Therefore, bit TR
								AS A TIMER:
SM0	SCON.7	Serial Po	rt mode sp	pecifier. (	NOTE 1).			
SM1	SCON.6	Serial Po	rt mode sp	pecifier. (	NOTE 1)	ble 8.7		
SM2	SCON.5	if SM2 is In mode	set to 1 t	hen RI w	ill not be a RI will not	activated is	f the rece	des 2 & 3. In mode 2 or 3 ived 9th data bit (RB8) is 0 lid stop bit was not received
REN	SCON.4	Set/Clear	ed by soft	ware to E	Enable/Dis	able recep	tion.	16-bit auto-reload
TB8	SCON.3	The 9th b	oit that wi	ll be trans	smitted in	modes 2 &	& 3. Set/0	Cleared by software.
RB8	SCON.2				ata bit tha			mode 1, if SM2=0, RB8 is d.
TI	SCON.1							e 8th bit time in mode 0, or be cleared by software.
RI	SCON.0		hrough the	e stop bit t	time in the			8th bit time in mode 0, on the see SM2). Must be cleared
NOTE		20.44	ERNAL		LAMAL			
SM0 0		SM1 0		DDE 0	Au. Married et	DESCRIF		BAUD RATE Fosc./12
0		1 0	HAC	1		9-Bit LL		Variable Fosc./64 OR

NOTE 2: Capture/Reload occurs on Timer/Counter overflow and a 1 to 0 transition on T2EX (P1.1) pin except when Timer 2 is used in the band rate senerating mode.

9-Bit UART

3

1

Fosc./32

Variable

# SERIAL PORT SET-UP: 23TAR QUAS STARSUS OT & RETUUOD REMIT OURSU

For this purpose timer I is used in mode 2 (at e.8 sldsT lefter to timer set up section of this chapter.

14510 010							
MODE	SCON	SM2 VARIATION					
0 1 2 3	50H 90H D0H	SINGLE PROCESSOR ENVIRONMENT (SM2=0)					
0 1 2 3	NA 70H B0H F0H	MULTIPROCESSOR ENVIRONMENT (SM2 = 1)					

# GENERATING BAUD RATES

# this chapter). If timer 2 is being clocked through pin T2 (PI,0) the ba: 0 BOOM NI TROY LANGE

Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the timer/counters need to be set up. Only the SCON register needs to be defined.

BAUD RATE = 
$$\frac{\text{Osc Freq}}{12}$$

# SERIAL PORT IN MODE 1: HSPACRI - ACARD X SE - SIAR DURA

Mode 1 has a variable baud rate. The baud rate can be generated by either Timer 1 or Timer 2.

### USING TIMER/COUNTER 1 TO GENERATE BAUD RATES: ; QU-TES TROOP JAMPES

For this purpose timer 1 is used in mode 2 (auto reload). Refer to timer set up section of this chapter.

BAUD RATE = 
$$\frac{K \times \text{Oscillator freq.}}{32 \times 12 \times [256 - (\text{TH1})]}$$

If SMOD = 0, then K = 1

If SMOD = 1, then K = 2. (SMOD is in the PCON register).

Most of the time the user knows the baud rate and needs to know the reload value for TH1. Therefore, the equation can be written as:

TH1 = 
$$256 - \frac{\text{K x Osc freq}}{384 \text{ x baud rate}}$$

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register, (ie, ORL PCON, #80H). The address of PCON is 87H.

### **USING TIMER/COUNTER 2 TO GENERATE BAUD RATES:**

For this purpose timer 2 must be used in the baud rate generating mode (refer to timer 2 set up table in this chapter). If timer 2 is being clocked through pin T2 (P1.0) the baud rate is:

And if it is being clocked internally the baud rate is:

Baud Rate = 
$$\frac{\text{Osc Freq}}{32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

To obtain the reload value for RCAP2H and RCAP2L the above equation can be rewritten as:

RCAP2H, RCAP2L = 
$$65536 - \frac{\text{Osc Freq}}{32 \times \text{Baud Rate}}$$

# SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is 1/32 or 1/64 of the oscillator frequency depending on the value of the SMOD bit in the PCON register.

In this mode none of the timers are used and the clock comes from the internal phase 2 clock.

SMOD = 1, Baud Rate = 1/32 Osc Freq.

· MOVX performs a byte move between the External

SMOD = 0, Baud Rate = 1/64 Osc Freq.

To set the SMOD bit: ORL PCON, #80H. The address of PCON is 87H.

### SERIAL PORT IN MODE 3: WO and I viscosib

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.

- MORTIGIA
- INC (increment) adds one to the source operand and
   must the result in the operand.
- ADD adds A to the source operand and returns the
- ADDC (add with Carry) adds A and the source operand, then adds one (1) if CV is set, and puts the result in A.
- DA (decimal-add-adjust for BCD addition) corrects the sum which results from the binary addition of two twodigit decimal operands. The packed decimal sum formed by DA is returned to A. CY is set if the BCD
  - SUBTRACTION
- SUBB (subtract with borrow) subtracts the second source operand from the first operand (the accumulator), subtracts one (1) if CY is set and returns the result
- DEC (decrement) subtracts one (1) from the source operand and returns the result to the operand.

None of these operations affect the PSW fla

a Logic

Control Transfer

· General Purpose.

· Address-Object

- tep a POP or MOV directly to the PSW.
- MOV performs a bit or a byte transfer from the source
- PUSH increments the SP register and then transfers a

   byte from the source operand to the stack location our
   rently addressed by SP
- POP transfer a byte operand from the stack location addressed by SP to the destination operand and then decrements SP.
  - ACCUMULATOR SPECIFIC TRANSFERS
- XCH exchanges the byte source operand with register A (accumulator).
- XCHD exchanges the low-order nibble of the byte source operand with the low-order nibble of A.

# MCS®-51 INSTRUCTION SET

### INTRODUCTION TO INSTRUCTION SET

The MCS®-51 instruction set includes 111 instructions, 49 of which are single-byte, 45 two-byte and 17 three byte. The instruction op code format consists of a function mnemonic followed by a "destination, source" operand field. This field specifies the data type and addressing method(s) to be used.

### **FUNCTIONAL OVERVIEW**

The MCS-51 instruction set is divided into four functional groups:

- Data Transfer
- Arithmetic
- Logic
- Control Transfer

### **Data Transfer**

Data transfer operations are divided into three classes:

- General Purpose
- · Accumulator-Specific
- Address-Object

None of these operations affect the PSW flag settings except a POP or MOV directly to the PSW.

#### **GENERAL-PURPOSE TRANSFERS**

- MOV performs a bit or a byte transfer from the source operand to the destination operand.
- PUSH increments the SP register and then transfers a byte from the source operand to the stack location currently addressed by SP.
- POP transfer a byte operand from the stack location addressed by SP to the destination operand and then decrements SP.

### **ACCUMULATOR SPECIFIC TRANSFERS**

- XCH exchanges the byte source operand with register A (accumulator).
- XCHD exchanges the low-order nibble of the byte source operand with the low-order nibble of A.

- MOVX performs a byte move between the External Data Memory and the accumulator. The external address can be specified by the DPTR register (16-bit) or the R1 or R0 register (8-bit).
- MOVC moves a byte from Program memory to the accumulator. The operand in A is used as an index into a 256-byte table pointed to by the base register (DPTR anisy and no ambasqub yanaupan rotalliaso and to Add nor PC). The byte operand accessed is transferred to the of the SMOD bit in the PCON rees not lo

### ADDRESS-OBJECT TRANSFER

 MOV DPTR, #data loads 16-bits of immediate data into a pair of destination registers, DPH and DPL.

### **Arithmetic**

.H18 at MOD9 to seemble. The 8051 has four basic mathematical operations. Only 8-bit operations using unsigned arithmetic are supported directly. The overflow flag, however, permits the addition and subtraction operation to serve for both unsigned and signed binary integers. Arithmetic can also be performed directly on packed decimal (BCD) representations.

### **ADDITION**

- INC (increment) adds one to the source operand and puts the result in the operand.
- ADD adds A to the source operand and returns the result to A.
- ADDC (add with Carry) adds A and the source operand, then adds one (1) if CY is set, and puts the result in A.
- DA (decimal-add-adjust for BCD addition) corrects the sum which results from the binary addition of two twodigit decimal operands. The packed decimal sum formed by DA is returned to A. CY is set if the BCD result is greater than 99; otherwise, it is cleared.

#### SUBTRACTION

- SUBB (subtract with borrow) subtracts the second source operand from the first operand (the accumulator), subtracts one (1) if CY is set and returns the result to A.
- DEC (decrement) subtracts one (1) from the source operand and returns the result to the operand.

### MULTIPLICATION and value and common and conversed

 MUL performs an unsigned multiplication of the A register by the B register, returning a double-byte result.
 A receives the low-order byte, B receives the highorder byte. OV is cleared if the top half of the result is zero and is set if it is non-zero. CY is cleared. AC is unaffected.

#### DIVISION

 DIV performs an unsigned division of the A register by the B register and returns the integer quotient to A and returns the fractional remainder to the B register. Division by zero leaves indeterminate data in registers A and B and sets OV; otherwise OV is cleared. CY is cleared. AC is unaffected.

Unless otherwise stated in the above descriptions, the flags of PSW are affected as follows:

- CY is set if the operation causes a carry to or from the resulting high-order bit. Otherwise CY is cleared.
- AC is set if the operation results in a carry from the low-order four bits of the result (during addition), or a borrow from the high-order bits to the low-order bits (during subtraction); otherwise AC is cleared.
- OV is set if the operation results in a carry to the highorder bit of the result but not a carry from the highorder bit, or vice versa; otherwise OV is cleared. OV is used in two's-complement arithmetic, because it is set when the signed result cannot be represented in 8 bits.
- P is set if the modulo 2 sum of the eight bits in the accumulator is 1 (odd parity); otherwise P is cleared (even parity). When a value is written to the PSW register, the P bit remains unchanged, as it always reflects the parity of A.

### Logic

The 8051 performs basic logic operations on both bit and byte operands.

### SINGLE-OPERAND OPERATIONS

- CLR sets A or any directly addressable bit to zero (0).
- SETB sets any directly addressable bit to one (1).
- CPL is used to compliment the contents of the A register without affecting any flags, or any directly addressable bit location.

• RL, RLC, RR, RRC, SWAP are the five rotate operations that can be performed on A. RL, rotate left, RR rotate right, RLC, rotate left through C, RRC rotate right through C, and SWAP, rotate left four. For RLC and RRC the CY flag becomes equal to the last bit rotated out. SWAP rotates A left four places to exchange bits 3 through 0 with bits 7 through 4.

### TWO-OPERAND OPERATIONS

- ANL performs bitwise logical AND of two source operands (for both bit and byte operands) and returns the result to the location of the first operand.
- ORL performs bitwise logical OR of two source operands (for both bit and byte operands) and returns the result to the location of the first operand.
- XRL performs bitwise logical XOR of two source operands (byte operands) and returns the result to the location of the first operand.

# Control Transfer and the game a comoton XVIL &

There are three classes of control transfer operations: unconditional calls, returns and jumps; conditional jumps; and interrupts. All control transfer operations cause, some upon a specific condition, the program execution to continue at a non-sequential location in program memory.

. JBC performs a jump if the Direct Addressed bit is set

# UNCONDITIONAL CALLS, RETURNS AND JUMPS

Unconditional calls, returns and jumps transfer control from the current value of the Program Counter to the target address. Both direct and indirect transfers are supported.

• ACALL and LCALL push the address of the next instruction onto the stack and then transfer control to the target address. ACALL is a 2-byte instruction used when the target address is in the current 2K page. LCALL is a 3-byte instruction that addresses the full 64K program space. In ACALL, immediate data (i.e., an 11 bit address field) is concatenated to the five most significant bits of the PC (which is pointing to the next instruction). If ACALL is in the last 2 bytes of a 2K page then the call will be made to the next page since the PC will have been incremented to the next instruction prior to execution.

- RET transfers control to the return address saved on the stack by a previous call operation and decrements the SP register by two (2) to adjust the SP for the popped address.
- AJMP, LJMP and SJMP transfer control to the target operand. The operation of AJMP and LJMP are analogous to ACALL and LCALL. The SJMP (short jump) instruction provides for transfers within a 256-byte range centered about the starting address of the next instruction (−128 to +127).
- JMP @A+DPTR performs a jump relative to the DPTR register. The operand in A is used as the offset (0-255) to the address in the DPTR register. Thus, the effective destination for a jump can be anywhere in the Program Memory space.

### CONDITIONAL JUMPS and had also to the about

Conditional jumps perform a jump contingent upon a specific condition. The destination will be within a 256-byte range centered about the starting address of the next instruction (-128 to +127).

- JZ performs a jump if the accumulator is zero.
- JNZ performs a jump if the accumulator is not zero.
- JC performs a jump if the carry flag is set.
- JNC performs a jump if the carry flag is not set.
- JB performs a jump if the Direct Addressed bit is set.
- JNB performs a jump if the Direct Addressed bit is not set.
- JBC performs a jump if the Direct Addressed bit is set and then clears the Direct Addressed bit.
- CJNE compares the first operand to the second operand and performs a jump if they are not equal. CY is set if the first operand is less than the second operand; otherwise it is cleared. Comparisons can be made between directly addressable bytes in Internal Data Memory or

· ACALL and LCALL push the address of the next in-

- between an immediate value and either A, a register in the selected Register Bank, or a Register-Indirect addressed byte of Internal RAM.
- DJNZ decrements the source operand and returns the result to the operand. A jump is performed if the result is not zero. The source operand of the DJNZ instruction may be any byte in the Internal Data Memory. Either Direct or Register Addressing may be used to address the source operand.

#### INTERRUPT RETURNS

 RETI transfers control as does RET, but additionally enables interrupts of the current priority level.

### INSTRUCTION DEFINITIONS

Each of the 51 basic MCS-51 operations, ordered alphabetically according to the operation mnemonic are described beginning page 8-33.

A brief example of how the instruction might be used is given as well as its effect on the PSW flags. The number of bytes and machine cycles required, the binary machine-language encoding, and a symbolic description or restatement of the function is also provided.

Note: Only the carry, auxiliary-carry, and overflow flags are discussed. The parity bit is computed after every instruction cycle that alters the accumulator. Similarly, instructions which alter directly addressed registers could affect the other status flags if the instruction is applied to the PSW. Status flags can also be modified by bitmanipulation.

For details on the MCS-51 assembler, ASM51, refer to the MCS-51 Macro Assembler User's Guide, publication number 9800937.

Table 8-10 summarizes the MCS-51 instruction set.

### Table 8-10. 8051 Instruction Set Summary

Interrupt Response Time: To finish execution of current instruction, respond to the interrupt request, push the PC and to vector to the first instruction of the interrupt service program requires 38 to 86 oscillator periods (3 to 7  $\mu$ s @ 12 MHz).

INSTRUCTIONS THAT AFFECT FLAG SETTINGS1

INSTRUC	TION		FLAG	INSTRUC	TION	FLAG
		C	OV AC		C	OV AC
ADD		X	XX	CLRC	0	
ADDC	2	X	XX	CPLC	A. Don X	
SUBB		X	XX	ANL C, bit	X	
MUL		0		ANL C,/bit		
DIV		0	X	ORL C, bit	X	
DA		X		ORL C, bit	X	
RRC		X		MOV C, bit	X	
RLC		X		CJNE	X	
SETBC		1				

<sup>1</sup>Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Notes	on	instruction	set	and	addr	essing	modes:	

Rn	-Register	R7-R0	of the	currently	selected	Register
	Bank.					

direct —8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a SFR [i.e., 1/O port, control register, status register, etc. (128-255)].

@Ri —8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0.

#data —8-bit constant included in instruction.

#data 16 —16-bit constant included in instruction

addr 16 —16-bit destination address. Used by LCALL & LJMP. A branch can be anywhere within the 64K-byte Program Memory address space.

addr II —II-bit destination address. Used by ACALL & AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

 —Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.

it Direct Addressed bit in Internal Data RAM or Special Function Register.

—New operation not provided by 8048AH/8049AH.

M	nemonic	Description	Byte	Oscillator
		Ash is	-3.0	
ADD	A,Rn	Add register to Accumulator	1	12 088
ADD	A,direct	Add direct byte to	2	12
ADD	A,@Ri	Add indirect RAM	1	12
		to Accumulator		
ADD	A,#data	Add immediate	2	12
		data to		
		Accumulator		
ADDC	A,Rn	Add register to	1	12
		Accumulator		
		with Carry		
ADDC	A, direct	Add direct byte to	2	12
		Accumulator		
		with Carry		
ADDC	A,@Ri	Add indirect	1	12
		RAM to		
		Accumulator		
		with Carry		
ADDC	A,#data	Add immediate	2	12
		data to Acc		
	Carlotte State	with Carry		
SUBB	A,Rn	Subtract register	1	12
		from Acc with		
		borrow		
SUBB	A,direct	Subtract direct	2	12
		byte from Acc with borrow		

ARITH	METIC OP	ERATIONS Cont.	A,#data	ORL
				Oscillator
Mnemonic		Description	Byte	Period
SUBB	A,@Ri	Subtract indirect RAM from Acc	A,aprib	1290
24.		with borrow		
SUBB	A,#data	Subtract	2	12
12		from Acc with		
INC	A	Increment Accumulator	A,direct	12 <sub>9</sub> ×
INC	Rn	Increment register	1	12
INC	direct	Increment direct	2	12
INC	direct	byte		12
INC	@Ri	Increment indirect	1	12
DEC	A	Decrement Accumulator	1	12
DEC	Rn	Decrement Register	1	12
DEC	direct	Decrement direct	2	12
DEC	@Ri	Decrement indirect RAM	1	12
INC	DPTR	Increment Data Pointer	1	24
MUL	AB	Multiply A & B	1	48
DIV	AB	Divide A by B	1	48
DA	A	Decimal Adjust Accumulator	1	12

All mnemonics copyrighted ©Intel Corporation 1980

Table 8-10. 8051 Instruction Set Summary (Continued)

Mnemonic			Byte	Oscillator Period
ANL	A,Rn	AND register to Accumulator	an inte [i.e., I/	12
ANL	A,direct	AND direct byte to Accumulator	2	12
ANL	A,@Ri	AND indirect	1	12
	Maryland State Sta	RAM to		
		Accumulator		
ANL	A,#data	AND immediate data to		12
		Accumulator		
ANL	direct,A	AND Accumulator to direct byte	2	12
	direct,#data	AND immediate data to direct byte	3	24
		OR register to		12
	A,direct		2	12
ORL	A,@Ri	OR indirect RAM to Accumulator	O Year	12
ORL	A,#data	OR immediate data to	2	12
		Accumulator		
ORL	direct,A	OR Accumulator to direct byte	1,12	12
ORL	direct,#data	OR immediate	3	24
		data to direct byte		
XRL	A,Rn	Exclusive-OR register to Accumulator	1	12
XRL	A,direct	Exclusive-OR	2 A	12
		direct byte to		
		Accumulator		

LOGICA	L OPERATI	ONS Cont.		
Mnemonic		Description	Byte	Period
XRL	A,@Ri	Exclusive-OR		12
		indirect RAM to Accumulator		
XRL	A,#data	Exclusive-OR	211	30/12/1
		immediate data to		
XRI.	direct, A	Exclusive-OR	2	12
ARL	and the same of th	Accumulator to	-	RRUS
		direct byte		
XRI.		Exclusive-OR	3	24
71112	direct,#data	immediate data	-	AC
		to direct byte		
CLR	A	Clear	1	12
CLI		Accumulator		J tri ste
CPL	A	6	1	12
		Accumulator	operat	usita Slovi
RL	A	Rotate		12
		Accumulator Left		
RLC	A	Rotate	1	12
		Accumulator Left		
		through the Carry		BAHTIRA
RR	A	Rotate	1	12
		Accumulator		
		Right		
RRC	A	Rotate	1	12
		Accumulator		
		Right through		
		the Carry		
SWAP	A	Swap nibbles	1	12
		within the		
		Accumulator		

ADDC A. Men Add regulator to the commission of t

Table 8-10. 8051 Instruction Set Summary (Continued)

				Oscillator
		Description		
MOV	A,Rn	mon Movel	1	12
		register to		
		Accumulator		
MOV	A,direct	Move direct	2	12
		byte to		
		Accumulator		
MOV	A,@Ri	Move indirect	1	12
		RAM to		
		Accumulator		
MOV	A,#data	Move	2	12
		immediate		
		data to		
		Accumulator		
MOV	Rn,A	Move	1 100	12
		Accumulator		
		to register		
MOV.	Rn, direct	Move direct	Lise2h A	24
		byte to		
		register register		
MOV	Rn,#data	Move	2	12
		immediate data	n, staba, A	
		of all to register		
MOV	direct,A	Move	2	12
		Accumulator		
		to direct byte		
MOV	direct, Rn	Move register	2	24
		to direct byte		
MOV	direct, dire	ect Move direct	3	24
		byte to direct		
MOV	direct,@R	i Move indirect	11642 96	24
		RAM to		
		direct byte		
MOV	direct,#da	ta Move	3	24
		immediate data		
	2	to direct byte		
MOV	@Ri,A	bas Move	1	12
		Accumulator to		
		indirect RAM		
MOV	@Ri,direc	t Move direct	lan 2 mib	24
		byte to		
		indirect RAM		
MOV	@Ri,#data		2	12
12		immediate		SON
		data to		
		indirect RAM		

DATA T	RANSFER Con	ABLE MANIPUL		33008
			0	scillator
Some N	Inemonic	Description	Byte	Period
MOV	DPTR,#data16	Load Data	3 0	24
		Pointer with a		
		16-bit constant		
MOVC	A,@A+DPTR	Move Code	1 side	24
S)		byte relative to DPTR to Acc		
MOVC	A @A DC			24.0
MOVC	A,@A+PC	Move Code	1 110	24
		byte relative to		
24		PC to Acc	C,bit	
MOVX		Move	l Dit	24
		External		
		RAM (8-bit		
		addr) to Acc		
MOVX	A,@DPTR	Move	1id,O	24
		External		
		RAM (16-bit		
		addr) to Acc		
MOVX	@Ri,A	Move Acc to	1	24
		External RAM (8-bit addr)		
MOVX	@DPTR.A	Move Acc to	Dalid	24
		External RAM		
		(16-bit addr)		
PUSH	direct	Push direct	2	24
2.4		byte onto		
		stack		
POP	direct	Pop direct	2	24
		byte from		
		stack		
XCH		Exchange	1	12
24		register with	los sid	BC
		Accumulator		
хсн	A, direct	Exchange	2	12
		direct byte		-
		with		
		Accumulator		
XCH	A.@Ri	Exchange	1	12
Period	styll noite		lacomenty	
BOUST		with		
		Accumulator		
XCHD	A.@Ri	Exchange low-	1	12
CIID	71,60101	order Digit	No.	12
		indirect RAM		
		with Acc		

All mnemonics copyrighted ©Intel Corporation 1980

Table 8-10. 8051 Instruction Set Summary (Continued)

BOOLE	AN VAR	ABLE MANIPULATIO	ANSER	DATA TE
totallina bol M	nemonic	Description		Oscillator Period
CLR	C	Clear Carry	DPIRA	1201/
CLR	bit	Clear direct bit	2	12
SETB	C	Set Carry	1	12
SETB	bit	Set direct bit	2 A	12014
CPL	С	Carry Carry	1	12
CPL	bit	Complement direct bit	1-/2) A	120M
ANL	C, bit	AND direct bit	2	24
2.4		to Carry		
ANL	C,/bit	AND complement of direct bit to Carry	2	24
ORL	C,bit	OR direct bit to Carry	2	24014
ORL	C,/bit	OR complement of direct bit	2	24
24		to Carry		
MOV	C,bit	Move direct bit to Carry	2	12
MOV	bit,C	Move Carry to	RT200	24014
184.5		direct bit		
JC	rel	Jump if Carry	2	24
45		is set		HSUS
JNC ,	rel	Jump if Carry not set	2	24
JB AS	bit,rel	Jump if direct Bit is set	3 mil	24 09
JNB	bit,rel	Jump if direct	3	24
12		Bit is Not set		
JBC	bit,rel	Jump if direct Bit is set &	3	24
12	25	clear bit		

			Oscillator
Mnemonic	Description	Byte	Period
ACALL addrll	Absolute	2	24
	Subroutine		
	Call		
LCALL addr16	Long	3	24
	Subroutine		
	Call	-	
RET 989	Return from	inverte serie	24
	Subroutine		

PROGR	RAM BRANC	CHING Cont.	RANGPER	
			0	scillato
beim?	Mnemonic	Description	Byte	Period
RETI		Return from	48.81	24
		interrupt		
AJMP	addrll	Absolute	2	24
		Jump		
LJMP	addr16	Long Jump	3	24
SJMP	rel	Short Jump	2	24
		(relative addr)		
JMP	@A+DPTF	2 Jump indirect	1	24
		relative to the		
		DPTR		
JZ	rel	Jump if	2	24
		Accumulator		
		is Zero		
JNZ	rel	Jump if	2	2401
		Accumulator		
		is Not Zero		
CJNE	A.direct.rel	Compare	Rm. Erect	24
		direct byte to		
		Acc and Jump		
		if Not Equal		
CJNE	A.#data.rel	Compare	3	24
		immediate to		-
		Acc and Jump		
		if Not Equal		
CJNE		el Compare	3	24
24		immediate to		
		register and		
		Jump If Not		
		Equal		
CJNE		rel Compare	300	24
CUITE	Gren, rauta,	immediate to	3	24
		indirect and		
		. Jump if Not		
		Equal		
DJNZ		Decrement	2	24
DJINZ	1511,101	register and	AJRO	VON
		Jump if Not		
		Zero		
DJNZ		Decrement	3.00	2401
DINE	direct, rel	direct byte	3 /3	2401
		and Jump if		
NOP		No Operation		

All mnemonics copyrighted ©Intel Corporation 1980

### **INSTRUCTION DEFINITIONS**

ACALL addr11 Function: Absolute Call **Description:** ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC twice to obtain the address of the following and by instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the stack pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opid to 100-V1185 8 code bits 7-5, and the second byte of the instruction. The subroutine called must therefore start within the same 2K block of the program memory as the first s to abuse of the instruction following ACALL. No flags are affected. Example: Initially SP equals 07H. The label "SUBRTN" is at program memory location 0345H. After executing the instruction, SUBRTN DOES grissorbly business of source mod ACALL at location 0123H, SP will contain 09H, internal RAM locations 08H and 09H will contain 25H and 01H, respectively, and the PC will contain 0345H. Bytes: 2 Cycles: **Encoding:** a10 a9 a8 1 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0 ADD A,Rn Operation: ACALL  $(PC) \leftarrow (PC) + 2$  $(SP) \leftarrow (SP) + 1$  $((SP)) \leftarrow (PC7-0)$  $(SP) \longleftarrow (SP) + 1$ ((SP)) ← (PC15-8) (PC10-0) ← page address

ADD A. <src-byte>

Function:

Add

**Description:** ADD adds the byte variable indicated to the accumulator, leaving the result in aniwolfol soft to the accumulator. The carry and auxiliary-carry flags are set, respectively, if (pail and about there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unwe have a sessigned integers, the carry flag indicates an overflow occurred.

perm bells a primary OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

> Four source operand addressing modes are allowed: register, direct, registerindirect, or immediate.

Example: The accumulator holds 0C3H (11000011B) and register 0 holds 0AAH Have a (10101010B). The instruction, and Have have held a serious liver

> ADD A,RO

will leave 6DH (01101101B) in the accumulator with the AC flag cleared and both the carry flag and OV set to 1.

ADD A,Rn

**Bytes:** 

Cycles: 1

Encoding: 0 0 1 0 1 r r r

Operation: ADD

 $(A) \leftarrow (A) + (Rn)$ 

ADD A, direct

**Bytes:** 2 Cycles: 1

**Encoding:** 


0 0 1 0 0 1 0 1

direct address

Operation: ADD

 $(A) \leftarrow (A) + (direct)$ 

### MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET



Function:

Add with Carry

Description:

ADDC simultaneously adds the byte variable indicated, the carry flag and the accumulator contents, leaving the result in the accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carryout of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example:

The accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set. The instruction,

ADDC A,R0

will leave 6EH (01101110B) in the accumulator with AC cleared and both the carry flag and OV set to 1.

ADDC A.Rn

Bytes: 1 Cycles: 1

Encoding:

0 (	0	1	1	1	r	r	r
-----	---	---	---	---	---	---	---

Operation: ADDC

 $(A) \leftarrow (A) + (C) + (R_n)$ 

ADDC A, direct

Bytes: 2 Cycles: 1

**Encoding:** 

0 0 1 1 0 1 0 1

direct address

Operation: ADDC

 $(A) \leftarrow (A) + (C) + (direct)$ 

# MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ADDC A,@Ri	AML <dest-byte>, <src-byte></src-byte></dest-byte>
Bytes: Cycles:	Function: Logical-AND for byte variables  Description: ANL performs the bitwise logical-AND operation between
Encoding:	dicated and stores the results in the designio rangino of
Operation:	The two operands allow six addressing mode continuous tion is the accumulator, the soul $((i, N)) + ((i, N)) $
ADDC A,#data Bytes: Cycles:	2
Encoding:	,GRIE
Operation:	Example: If the accumulator holds OC3H (11000011B) and register ADDC (10101010B) then the instruction (A) + (C) + #data
AJMP addr1	ANL A,R0 will leave 41H (01000001B) in the accumulator.
Function: Description:  Example:	Absolute Jump AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits 7-5, and the second byte of the instruction. The destination must therefore be within the same 2K block of program memory as the first byte of the instruction following AJMP.  The label "JMPADR" is at program memory location 0123H. The instruction,
	AJMP JMPADR BR.A JMA
Bytes: Cycles:	is at location 0345H and will load the PC with 0123H.
Encoding:	a10 a9 a8 0 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0

#### ANL <dest-byte> , <src-byte>

**Function:** 

Logical-AND for byte variables

**Description:** 

ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

If the accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,

ANL A.RO

will leave 41H (01000001B) in the accumulator.

When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the accumulator at run-time. The instruction,

(PC) ← (PC) + 2


ANL P1,#01110011B of nonsurrant and to aved the art

will clear bits 7, 3, and 2 of output port 1.

ANL A,Rn


Bytes: Cycles: 1

**Encoding:** 



Operation:

ANL 
$$(A) \leftarrow (A) \land (Rn)$$



### ANL C, <src-bit> Function: Logical-AND for bit variables **Description:** If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the carry flag in its current state. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected. Only direct bit addressing is allowed for the source operand. Example: Set the carry flag if, and only if, P1.0=1, ACC. 7=1, and OV=0: :LOAD CARRY WITH INPUT PIN STATE MOV C.P1.0 ANL C,ACC.7 ;AND CARRY WITH ACCUM. BIT 7 AND WITH INVERSE OF OVERFLOW ANL C,/OV FLAG ANL C,bit Bytes: 2 Cycles: 2 **Encoding:** 0 0 0 0 0 1 bit address Operation: ANL $(C) \leftarrow (C) \land (bit)$ (A) ~ #data ANL C./bit 2 Bytes: Cycles: 2 **Encoding:** 0 0 0 bit address Operation: ANL $(C) \leftarrow (C) \land \neg (bit)$ (direct) ← (direct) ∧ (A) CJNE <dest-byte>,<src-byte>, rel **Function:** Compare and Jump if Not Equal. Description: CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned

otherwise, the carry is cleared. Neither operand is affected.

integer value of <dest-byte> is less than the unsigned integer value of <src-byte>;

The first two operands allow four addressing mode combinations: the accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example:

The accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence,  $(99) \rightarrow (99)$ 

	CJNE	R7,#60H, NOT_EQ	A) FI
;			; $R7 = 60H$ .
NOT_EQ:	JC .	REQ_LOW	; IF R7 < 60H.
;		$0 \le data$	; R7>60H.

sets the carry flag and branches to the instruction at label NOT\_EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60H.

If the data being presented to port 1 is also 34H, then the instruction,

WAIT: CJNE A,P1,WAIT

clears the carry flag and continues with the next instruction in sequence, since the accumulator does equal the data read from P1. (If some other value was being input on P1, the program will loop at this point until the P1 data changes to 34H.)

CJNE A, direct, rel

Bytes: 3 Cycles: 2

Encoding: 1 0 1 1 0 1 0 1 direct address rel. address

**Operation:**  $(PC) \leftarrow (PC) + 3$ 

IF (A) <> (direct)

THEN

 $(PC) \leftarrow (PC) + relative offset$ 

IF (A) < (direct)

THEN

(C) ← 1 beaming

ELSE

 $(C) \leftarrow 0$ 

```
CJNE i A,#data,relico ebom anissemba mol wolla abasego owi izril aff
   cumulator may be compared with any directly addressed Eyre catylediane
   data, and any indirect RAM location or working register car See collection
       Encoding:
                                                     1 0 1 1 0 1 0 0
                                                                                                                                       immediate data rel. address
    The accumulator contains 34H. Register 7 contains 56H. The first instruction in
      Operation:
                                                (PC) \leftarrow (PC) + 3
                                                IF (A) <> data
                                              THEN
                                                                                         (PC) \leftarrow (PC) + relative offset
                        IF (A) < data
                                                THEN
    sets the carry flag and branches to the instruction at label NOT_EQ. By testing the carry flag, this instruction determines whether RT are last or less than
    az in less than
                                                                                         (C) \leftarrow 0
CJNE Rn,#data,rel the data being presented to port I is also 34H, then the presented to port I is also 34H, then the presented to prese
                   Bytes:
                                                  3
               Cycles:
                                                  2
                                                                                                                                       immediate data
                                                                                                                                                                                                 rel. address
        Encoding:
                                                     1 0 1 1 1 r r r
      Operation:
                                                   (PC) \leftarrow (PC) + 3
                                                  IF (Rn) <> data
                                                                                                                                                                                                                  CINE Adirector
                                                  THEN
                                                                                           (PC) \leftarrow (PC) + relative offset
                                                  IF (Rn) < data
                                                  THEN
                                                                                           (C) \leftarrow 1
                                                  ELSE
                                                                                           (C) \leftarrow 0
CJNE @Ri,#data,rel
                  Bytes:
                                                 3
               Cycles:
                                                 2
                                                    1 0 1 1 0 1 1 i
       Encoding:
                                                                                                                                        immediate data
                                                                                                                                                                                                   rel. address
      Operation:
                                                 (PC) \leftarrow (PC) + 3
                                                 IF ((Ri)) <> data
                                                 THEN
                                                                                          (PC) \leftarrow (PC) + relative offset
                                                 IF ((Ri)) < data
                                                 THEN
                                                                                          (C) \leftarrow 1
                                                 ELSE
                                                                                          (C) \leftarrow 0
```

8-42

CLR A			
Function: Description: Example:		all bits set to zero). No flags are CH (01011100B). The instruction	affected.
Bytes:	CLR A will leave the accumulator se	t to 00H (00000000B).	
Cycles: Encoding:	1 (HH000101) HEAO of	will leave the accumulator set 1	Byfes: Cycles:
Operation:	CLR (A) ← 0	00101111	Encoding:
CLR bit		CPL (A)←¬(A)	
d been a one is LR can operate	CLR P1.2	changed to zero and vice-verse	anon quose.
Example:	complemented. A on which na	ritten with 5DH (01011101B). T	he instruction,
CLR C Bytes: Cycles:	used to modify an output pin, (		
Encoding:	from the output data latch, not itten with SBH (01011101B). Th	Port I has previously been wri	Example:
Operation:	tten with 5BH (01011101B). Th		Example:
Operation:	1 1 0 0 0 0 1 1 CLR	Port I has previously been wri quence, CPL Pl.1	Example:
	1 1 0 0 0 0 1 1 CLR	Port I has previously been wri quence, CPL P1.1 CPL P1.2	
CLR bit Bytes:	1 1 0 0 0 0 1 1  CLR (C) 0 (A1101010)	Port I has previously been wri quence, CPL P1.1 CPL P1.2	PL C Bytes:

CPL A			A 1	
Function: Description:	Complement Accumulator  Each bit of the accumulator is logically complemented which previously contained a one are changed to zero are affected.	ed (one's co		. Bit
Example:	The accumulator contains 5CH (01011100B). The in CPL A	astruction	Bytes:	
Bytes:	will leave the accumulator set to 0A3H (10100011B)	).	Cycles:	
Cycles:	001001	1 1		E
Encoding:	1 1 1 1 0 1 0 0	CLR (A)←		
Operation:	CPL (A) ← ¬ (A)			
CPL bit	it icated bit is cleared (reset to zero). No other flags are aff	Clear b	unction:	
Description:	Complement bit  The bit variable specified is complemented. A bit changed to zero and vice-versa. No other flags are a on the carry or any directly addressable bit.	which ha		
	Note: When this instruction is used to modify an ou the original data will be read from the output data Port 1 has previously been written with 5BH (01011	latch, not	the input p	in.
	the original data will be read from the output data	latch, not 101B). Th	the input p	in. n se
	the original data will be read from the output data Port 1 has previously been written with 5BH (01011 quence,  CPL P1.1 CPL P1.2	latch, not 101B). Th	the input p	in. n se
CPI C	the original data will be read from the output data Port 1 has previously been written with 5BH (01011 quence,  CPL P1.1 CPL P1.2	latch, <i>not</i> 101B). Th	the input p ne instructio	in. n se
CPL C Bytes: Cycles:	the original data will be read from the output data Port 1 has previously been written with 5BH (01011 quence,  CPL P1.1 CPL P1.2	latch, not 101B). Th	the input p ne instructio	in. n se
Bytes:	the original data will be read from the output data Port 1 has previously been written with 5BH (01011 quence,  CPL P1.1 CPL P1.2 will leave the port set to 5BH (01011011B).	latch, not 101B). Th	the input p ne instructio	in. n se

The accumulator holds the value 56H (01010110B) representing the tidek LPQ

BCD digits of the decimal number 56, Register 3 contains the :esty8

en Cycles: min jamine de digits of the decima jamineserges (811100110)

**Encoding:** 

0 1 1 0 0 1 0

bit address

Operation:

CPL

will first perform a standard twos-complement bir (tid) [-(tid) value OBEH (10111110) in the accumulator. The carry and auxiliary carry flags

The Decimal Adjust instruction will then after the accumulator to the valae 241 AQ

Description:

Function: Decimal-adjust Accumulator for Addition

DA A adjusts the eight-bit value in the accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the ad-BCD variables can be incremented or decremented by anoitiboli or 99H. If

If accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the accumulator producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carryout of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

> If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

> All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding 00H, 06H, 60H, or 66H to the accumulator, depending on initial accumulator and PSW conditions.

> Note: DA A cannot simply convert a hexadecimal number in the accumulator to BCD notation, nor does DA A apply to decimal subtraction.

## Example:

The accumulator holds the value 56H (01010110B) representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67H (01100111B) representing the packed BCD digits of the decimal number 67. The carry flag is set. The instruction sequence,

ADDC A,R3 DA A

will first perform a standard twos-complement binary addition, resulting in the value 0BEH (10111110) in the accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the accumulator to the value 24H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01H or 99H. If the accumulator initially holds 30H (representing the digits of 30 decimal), then the instruction sequence,

the low-order nibble. This internal addition vH99#, A https://dec. This internal addition vH99#, A https://dec.

will leave the carry set and 29H in the accumulator, since 30 + 99 = 129. The low-order byte of the sum can be interpreted to mean 30 - 1 = 29.

Bytes: 1 Cycles: 1

Encoding: 1 1 0 1 0 1 0 0

Operation:

-contents of Accumulator are BCD

IF  $[[(A_{3-0}) > 9] \lor [(AC) = 1]]$ THEN  $(A_{3-0}) \longleftarrow (A_{3-0}) + 6$ AND

IF  $[[(A7-4) > 9] \lor [(C) = 1]]$ THEN  $(A7-4) \leftarrow (A7-4) + 6$ 

DEC byte		DEC direct
Function: Description:  Example:	Decrement The variable indicated is decremented by 1. An original valunderflow to 0FFH. No flags are affected. Four operand addrallowed: accumulator, register, direct, or register-indirect.  Note: When this instruction is used to modify an output port, the original port data will be read from the output data late pins.  Register 0 contains 7FH (01111111B). Internal RAM location contain 00H and 40H, respectively. The instruction sequence	essing modes ar the value used a ch, not the inpu
	DEC @R0 DEC R0 DEC @R0	Encoding: Operation:
	will leave register 0 set to 7EH and internal RAM locations 7El 0FFH and 3FH.	
the integer part	Divide DIV AB divides the unsigned eight-bit integer in the accultual signed eight-bit integer in register H. The accumulator receives of the quotient register B receive 0 10c Arto 1cn0110 er0 h	Function: Description:
DEC Rn	flags will be cleared.  Exception. if B had originally contained $0.1 - (A) = A$ (A) etcumulator and B-register will be undefined and the overflow. The carry flag is cleared in any case.  The accumulator contains 251 (OFBH or 11111011B) and B 1 on 00010010B). The instruction,	Example:
Encoding: Operation:	DIV. AB will leave 13 in the accumulator (ODH or 00001101B) and the control of t	
	0010001	Bytes: Cycles: Encoding:
	DIV (A)15-8 (B)7-0 (B)7-0	

DEC direct		
Bytes: Cycles:	rement  variable indicated is decremented by 1. An original va	
Encoding:	0 0 0 1 0 1 0 1 direct address	
DEC @RI	DEC  when this instruction is used (p = (topid) (direct)) topic (direct) and the output data will be read from the output data late.	Note the pins pins Example: Regi
Encoding: Operation:	0 0 0 1 0 1 1 i	
AB VICE Set to		
Description:	Exception: if B had originally contained 00H, the value cumulator and B-register will be undefined and the over The carry flag is cleared in any case.  The accumulator contains 251 (0FBH or 11111011B) and	der. The carry and OV ues returned in the ac- erflow flag will be set
	00010010B). The instruction, DIV AB will leave 13 in the accumulator (0DH or 00001101B) an	
Bytes: Cycles:	00010001B) in B, since 251 = (13 x 18) + 17. Carry cleared.	and OV will both be
Encoding:	1 0 0 0 0 1 0 0	
Operation:	DIV (A)15-8 (B)7-0 (A) / (B)	

DJNZ <byte>, < rel-addr>

Function: Description:

Decrement and Jump if Not Zero

DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00H will underflow to 0FFH. No flags are affected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC, after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.

*Note:* When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, *not* the input pins.

**Example:** 

Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively. The instruction sequence,

DJNZ 40H,LABEL\_1
DJNZ 50H,LABEL\_2
DJNZ 60H,LABEL\_3

will cause a jump to the instruction at label LABEL\_2 with the values 00H, 6FH, and 15H in the three RAM locations. The first jump was *not* taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence,

MOV R2,#8
TOGGLE: CPL P1.7
DJNZ R2,TOGGLE

put port 1. Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

```
DJNZ Rn,rel
                2
      Bytes:
                2
     Cycles:
DINZ decrements the location indicated by L and branches to the address in-
                                            rel. address
Encoding: 1 1 0 1 1 r r r
                                                         H00 to sufav
 Operation: avit DJNZ make and gnibbs yet better the object of bluow not an item.
ent of D9 and gn (PC) ← (PC) + 2 and of enterior in the PC to the
                (Rn) \leftarrow (Rn) - 1
                IF (Rn) > 0 or (Rn) < 0
       The location decremented may be a register or d NAHT addressed byte.
                          (PC) \leftarrow (PC) + rel
                  Note: When this instruction is used to modify an output por
DJNZ direct,rel
      Bytes:
     Cycles:
                Internal RAM locations 40H, 50H, and 60H contain the value
                                              direct address
                                                                rel. address
  Encoding:
                 1 1 0 1
                             0 1 0 1
                 DJNZ
  Operation:
                 (PC) \leftarrow (PC) + 2
                 (direct) \leftarrow (direct) - 1
                IF (direct) > 0 or (direct) < 0
                     THEN
                           (PC) ← (PC) + rel
```

INC <byte>

> **Function:** Increment

**Description:** 

INC increments the indicated variable by 1. An original value of 0FFH will overflow to 00H. No flags are affected. Three addressing modes are allowed: register, direct, or register-indirect. In saling does 1 1500 and

> Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

# MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

Example:	Register 0 contains 7EH (011111110B). Internal RAM locations 7EH and 7F contain 0FFH and 40H, respectively. The instruction sequence,		
	INC @R0 INC R0 INC @R0		
	will leave register 0 set to 7FH and internal RAM locations holding (respectively) 00H and 41H.	7EH and 7FH	
Bytes: Cycles:	1 1		
Facadian			
Encoding:	Increment Data Pointer		
ter (DPL) from	Increment the 16-bit data pointer by A 16-bit increment of the low-order byte (A)	moliquises	
INC Rn Bytes: Cycles:	This is the only 16-bit register which can be incremented.  Registers DPH and DPL contain 12H and 0FEH, respectively.		
Encoding:	0 0 0 0 1 r r r		
Operation:	INC DPTR		
INC direct	will change DPH and DPL to 13H and 01H.		
Bytes: Cycles:	1 .		
Encoding:	0 0 0 0 0 1 0 1 direct address		
Operation:	INC (direct) + 1 (9790) (9790)		

Register 0 contains VEH (01111110B). Internal RAM locations VEI IR® TONI **Bytes:** contain 0FFH and 40H, respectively. The instruction sequestice Cycles: **Encoding:** 0 0 0 0 0 1 1 i will leave register 0 set to 7FH and internal RAM locONI Operation:  $((Ri)) \leftarrow ((Ri)) + 1$ INC **DPTR** Function: Increment Data Pointer **Description:** Increment the 16-bit data pointer by 1. A 16-bit increment (modulo 216) is performed; an overflow of the low-order byte of the data pointer (DPL) from 0FFH to 00H will increment the high-order byte (DPH). No flags are affected. This is the only 16-bit register which can be incremented. Example: Registers DPH and DPL contain 12H and 0FEH, respectively. The instruction sequence, INC DPTR **DPTR** INC **DPTR** INC will change DPH and DPL to 13H and 01H. Bytes: 1 2 Cycles: **Encoding:** 1 0 1 0 0 0 1 1 Operation: INC  $(DPTR) \leftarrow (DPTR) + 1$ 

#### JB bit,rel

**Function:** 

Jump if Bit set

**Description:** 

If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example:

The data present at input port 1 is 11001010B. The accumulator holds 56 (01010110B). The instruction sequence,

P1.2.LABEL1 JB JB ACC.2, LABEL2

will cause program execution to branch to the instruction at label LABEL2.

**Bytes:** 3 Cycles: 2

**Encoding:** 

0 0 1 0 0 0 0 0 bit address

rel. address

Operation:

(PC) ← (PC) + 3 mareni bnoose ant ni mamasilgaib evitales IF (bit) = 1THEN

 $(PC) \longleftarrow (PC) + rel$ 

#### **JBC** bit,rel

**Function:** 

Jump if Bit is set and Clear bit

**Description:** 

If the indicated bit is one, branch to the address indicated; otherwise proceed with the next instruction. The bit will not be cleared if it is already a zero. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example:

The accumulator holds 56H (01010110B). The instruction sequence,

**JBC** ACC.3, LABEL1 151 + (09) --> (09) **JBC** ACC.2, LABEL2

will cause program execution to continue at the instruction identified by the label LABEL2, with the accumulator modified to 52H (01010010B).

Bytes: 3 Cycles: 2 Encoding: 0 0 0 1 0 0 0 0 bit address rel. address Operation: of JBC and mortagement brieft ent ni inseresoligable evitales bengis crementing the PC to the first over of the (PC) - (PC) - (PC) - bit tested is not IF (bit) = 1The data present at input port I is 11001010B.NAHTeccumulator holds 56 (01010110B). The instruction sequence (tid)  $(PC) \leftarrow (PC) + rel$ JC rel **Function:** Jump if Carry is set **Description:** If the carry flag is set, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. No flags are affected. The carry flag is cleared. The instruction sequence, Example: LABEL1 JC CPL C JC LABEL2 will set the carry and cause program execution to continue at the instruction identified by the label LABEL2. If the indicated bit is one, branch to the address indicated; olne g Bytes: the next instruction. The bit will not be cleared if it is already at Cycles: **Encoding:** 0 1 0 0 0 0 0 0 rel. address Operation: JC Note: When this instruction is used to test 2 +(PC) +(PC) (PC) original data will be read from the output data ift (C) IT imput pin. The accumulator holds 56H (01010110B). The instanta sequence, 

Function: Jump indirect

Description: Add the eight-bit unsigned contents of the accumulator with the sixteen-bit data

pointer, and load the resulting sum to the program counter. This will be the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo 216): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the accumulator nor the data pointer is altered. No

Hot abled total flags are affected. What a more than the moving also self-

**Example:** An even number from 0 to 6 is in the accumulator. The following sequence of instructions will branch to one of four AJMP instructions in a jump table start-

ing at JMP\_TBL:

MOV DPTR,#JMP\_TBL
JMP @A+DPTR

JMP\_TBL: AJMP LABEL0

AJMP LABEL1
AJMP LABEL2
AJMP LABEL3

If the accumulator equals 04H when starting this sequence, execution will jump to label LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.

Bytes: 1 Cycles: 2

Encoding: 0 1 1 1 0 0 1 1

Operation: JMP

 $(PC) \longleftarrow (A) + (DPTR)$ 

**JNB** bit,rel

**Function:** 

Jump if Bit Not set

Description: la or If the indicated bit is a zero, branch to the indicated address; otherwise proceed be saided livered with the next instruction. The branch destination is computed by adding the beamoning as signed relative-displacement in the third instruction byte to the PC, after inand described as a crementing the PC to the first byte of the next instruction. The bit tested is not basella at an modified. No flags are affected. I salidad and appro-radaid

Example:

The data present at input port 1 is 11001010B. The accumulator holds 56H to sense and (01010110B). The instruction sequence, and adding mayor A

BUT jump table start-P1.3,LABEL1 wor to see or done of liw anoipuratent **JNB** ACC.3,LABEL2

will cause program execution to continue at the instruction at label LABEL2.

Bytes: 3 Cycles: 2

**Encoding:** 

0 1 1 0 0 0 0

bit address

rel. address

If the accumulator equals 04H when starting this sequen BIVL ecu :noisneqO to label LABEL2. Remember that AJMP & + (QQ) - (QQ) rion, so the jump

IF (bit) = 0

THEN  $(PC) \leftarrow (PC) + rel.$ 

JNC rel

**Function:** 

Jump if Carry not set

**Description:** 

If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Example:

The carry flag is set. The instruction sequence,

JNC LABEL1

CPL C

JNC LABEL2

will clear the carry and cause program execution to continue at the instruction identified by the label LABEL2.

### MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

2 **Bytes:** 2 Cycles: **Encoding:** 0 1 0 1 0 0 0 0 rel. address Operation: JNC  $(PC) \leftarrow (PC) + 2$ IF (C) = 0THEN (PC) ← (PC) + rel JNZ rel **Function:** Jump if accumulator Not Zero **Description:** If any bit of the accumulator is a one, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No flags are affected. Example: The accumulator originally holds 00H. The instruction sequence, JNZ LABEL1 INC A JNZ LABEL2 will set the accumulator to 01H and continue at label LABEL2. Bytes: 2 2 Cycles: **Encoding:** 0 0 0 0 0 1 1 1 rel. address adds three to the program counter to generate the addiSMI Operation: (PC) (PC) + 2 fluxer fid-of sale sensing medit brin nois ing the stack pointer by two. The high-order anox (A) day west of the PC are

then loaded, respectively let + (OQ) - (OQ) NAHT tes of the LOALL instruction. Program execution continues with the instruction at this address. The

Function: Jump if Accumulator Zero

MACO

Description: If all bits of the accumulator are zero, branch to the address indicated; other-

wise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The accumulator is not modified. No

flags are affected.

Example: The accumulator originally contains 01H. The instruction sequence,

> JZ LABEL1 DEC A JZ LABEL2

will change the accumulator to 00H and cause program execution to continue at the instruction identified by the label LABEL2.

Bytes: If any bit of the accumulator is a one, branch to the indical Cycles: wise proceed with the next instruction. The branch destinan

Encoding: 0 1 1 0 0 0 0 0 rel. address

Operation:

JZ Proposition of T. Household villaries of the security of t IF (A) = 0

THEN  $(PC) \leftarrow (PC) + rel$ 

LCALL addr16

Description:

Function: Long Call

LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first), incrementing the stack pointer by two. The high-order and low-order bytes of the PC are then loaded, respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the instruction at this address. The subroutine may therefore begin anywhere in the full 64K-byte program memory

address space. No flags are affected.

**Example:** Initially the stack pointer equals 07H. The label "SUBRTN" is assigned to pro-

gram memory location 1234H. After executing the instruction,

LCALL SUBRTN as and yet hatsailand stellarms and art I

at location 0123H, the stack pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and 01H, and the PC will contain 1235H.

Bytes: 3
bns Cycles: 2 remidmos needid. Folloge of divell reom with tall yet al aid.

Encoding: 0 0 0 1 0 0 1 0 addr15 - addr8 addr7 - addr0

Operation: LCALL

 $(PC) \longleftarrow (PC) + 3$   $(SP) \longleftarrow (SP) + 1$   $((SP)) \longleftarrow (PC7-0)$   $(SP) \longleftarrow (SP) + 1$   $((SP)) \longleftarrow (PC15-8)$  $(PC) \longleftarrow addr15-0$ 

## LJMP addr16

Function: Long Jump

Description: LJMP causes an unconditional branch to the indicated address, by loading the

high-order and low-order bytes of the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in the full

64K program memory address space. No flags are affected.

**Example:** The label "JMPADR" is assigned to the instruction at program memory loca-

tion 1234H. The instruction,

LJMP JMPADR

at location 0123H will load the program counter with 1234H.

Bytes: 3 Cycles: 2

**Encoding:** 0 0 0 0 0 0 1 0 addr15 - addr8 addr7 - addr0

Operation: LJMP


(PC) ← addr15-0

## Function: Move byte variable The byte variable indicated by the second operand is copied into the location **Description:** specified by the first operand. The source byte is not affected. No other register or flag is affected. Him has HAC mannoo life HeO has HEO This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed. Example: Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input port 1 is 11001010B (0CAH). MOV R0,#30H :R0 <= 30HMOV A,@R0 A < = 40HMOV R1,A ;R1 < = 40H;B < = 10HMOV R,@R1 ;RAM (40H) <= 0CAH MOV @R1,P1 MOV P2, P1 :P2 #0CAH leaves the value 30H in register 0, 40H in both the accumulator and register 1, 10H in register B, and 0CAH (11001010B) both in RAM location 40H and output on port 2. MOV A.Rn Bytes: Cycles: 1 1 1 1 0 1 r rer to serve rebro-wel bas rebro-dal Encoding: third instruction bytes. The destinant 64K program memory address space. No flags are affectOM Operation: The land "IMPADR" is assigned to the instruct (nR) - (A) \*MOV A, direct Bytes: 2 Cycles: **Encoding:** 1 1 1 0 0 1 0 direct address Operation: MOV $(A) \leftarrow (direct)$

MOV A.ACC is not a valid instruction.

<dest-byte>,<src-byte>

MOV A,@Ri Bytes: Cycles:	1 1			2	MOV direct,A Bytes: Cycles:
Encoding:	1 1 1 0 0 1 1 1 1		1		
Operation:	MOV (A) ← ((Ri))		- to- (35	MOV (direc	Operation:
MOV A,#data Bytes: Cycles:	2 1			2 2	MOV direct, An Bytes: Cycles:
Encoding:	0 1 1 1 0 1 0 0 immediate	data	0 (	1	Encoding:
Operation:	MOV (A)←#data				
MOV Rn,A Bytes: Cycles:	1 1			3 3 2 2	MOV direct,dir Bytes: Cycles:
Encoding:ab)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1				Encoding:
Operation:	MOV (Rn) ← (A)			MOV (dire	Operation:
MOV Rn,direct Bytes: Cycles:	2 2			RI 2 2	MOV direct,@ Bytes: Cycles:
Encoding:	1 0 1 0 1 r r r direct addr.	0 0	0 0		
Operation:	MOV (Rn) ← (direct)			MON (dire	Operation:
MOV Rn,#data Bytes: Cycles:	2			ata 3 2	MOV direct.#d Bytest Cycles:
Encoding:	0 1 1 1 1 r r r immediate d	lata	1 1		Encoding:
	MOV (Rn) ← #data				Operation:



MOV @Ri,A Bytes: Cycles:	1 1	2	MOV C,bit Bytes: Cycles:
Encoding:	1 1 1 1 0 1 1 1	0 1 0 0 0 1 0 1	Encoding:
Operation:	MOV ((Ri))← (A)	VOM ((id) → (O)	Operation:
MOV @Ri,dir Bytes: Cycles:	ect 2 2	2 2	MOV bil,C Bytes: Cycles:
Encoding:	1 0 1 0 0 1 1 1	direct addr.	Encoding:
Operation:	MOV ((Ri)) ← (direct)	MOV (bit)←(C)	Operation:
MOV @Ri,#da Bytes: Cycles:	ata 2 1	åtsisb%,i	arag von
on. The second holds the low-	MOV ((RI)) ← #data	stant is loaded into the second byte (DPH) is the high-order b order byte. No flags are affects	Function: Description:
Function: Description:	Move bit data The Boolean variable indicate tion specified by the first oper the other may be any directly fected. The carry flag is originally set The data previously written to	ed by the second operand is copie rand. One of the operands must be addressable bit. No other register. The data present at input port 1 to output port 1 is 35H (00110101	e the carry flag; er or flag is af- is 11000101B.
	MOV P1.2,C		Character

will leave the carry cleared and change port 1 to 39H (00111001B).

MOV C,bit				MOV @RI,A Bytes:
Bytes: Cycles:	2			
Encoding:	1 0 1 0 0 0 1 0	bit address		
Operation:	MOV (C) ← (bit)		VOM	
MOV bit,C Bytes: Cycles:	2 2			
Encoding:	1 0 0 1 0 0 1 0	bit address		
Operation:	MOV (bit) ← (C)			
MOV DPTR	,#data16		ata 2 1	VOV @Ri,#de Bytes: Cycles:
Function: Description:	Load Data Pointer with a 16-b The data pointer is loaded with stant is loaded into the second byte (DPH) is the high-order byte. No flags are affect This is the only instruction wh	th the 16-bit constant inc and third bytes of the byte, while the third byted.	instruction te (DPL)	on. The second holds the low-
Example:	The instruction,			
e the carry flag; er or flag is af- Bytes:	will hold 34H. jid sidszzoibbs	the data pointer: DPH	The Bold block of the other officered.	
Cycles:	The data present at input post our property of the control of the	ua previously written to	sbod'i	Example:
Encoding:	1 0 0 1 0 0 0 0	immed. data15 - 8	MOM	d. data7 - 0
Operation:	MOV (DPTR) ← #data <sub>15-0</sub> DPH □ DPL ← #data <sub>15-8</sub> □	C,P3.3 P1.2,C	MOV MOV will les	
		7-0		

# MOVC A,@A + <base-reg>

Function:

Move Code byte

**Description:** 

The MOVC instructions load the accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit accumulator contents and the contents of a sixteen-bit base register, which may be either the data pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the accumulator: otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.

Example:

A value between 0 and 3 is in the accumulator. The following instructions will translate the value in the accumulator to one of four values defined by the DB (define byte) directive.

REL\_PC: INC A
MOVC A,@A+PC
RET
DB 66H

DB 77H
DB 88H
DB 99H

If the subroutine is called with the accumulator equal to 01H, it will return with 77H in the accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the accumulator instead.

MOVC A,@A+DPTR

Bytes: 100 1(1) and seemble idgis rebro-daid and surgino CQ seamble rid Cycles: 20 daiw (190) and relate rebro-worder state grant must be followed by the company of the co

Encoding: 1 0 0 1 0 0 1 1

Operation: MOVC

 $(A) \leftarrow ((A) + (DPTR))$ 

A,WA +MCS 8-51 DDOCDA

Bytes: Cycles:

Encoding:

1 0 0 0 0 0 1 1 original unsigned eight-bit accomulator contents and the

Operation: 9 MOVC more stabled ted to the find of them doldw. Interest seed the

enoted notice (PC) (PC) + 1 table of the between a 99 of see Abrodis jou at (A) ← ((A) + (PC))

MOVX (dest-byte), (src-byte)

Function:

Move External

Description:

The MOVX instructions transfer data between the accumulator and a byte of external data memory, hence the "X" appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on PO. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higherorder address bits. These pins would be controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, the data pointer generates a sixteenbit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the low-order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64K bytes), since no additional instructions are needed to set up the output ports.

It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the data pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.

Example:

An external 256 byte RAM using multiplexed address/data lines (e.g., an Intel® 8155 RAM/I/O/Timer) is connected to the 8051 Port 0. Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,

MOVX A,@R1 MOVX @R0,A

copies the value 56H into both the accumulator and external RAM location 12H.

MOVX A,@Ri

Bytes: 1 Cycles: 2

**Encoding:** 

1 1 1 0 0 0 1 i

Operation:

MOVX

 $(A) \leftarrow ((Ri))$ 

MOVX A,@DPTR

Bytes: 1 Cycles: 2

**Encoding:** 

1 1 1 0 0 0 0 0

Operation:

MOVX

 $(A) \longleftarrow ((DPTR))$ 

MOVX @Ri,A

Bytes: 1 Cycles: 2

**Encoding:** 

1 1 1 1 0 0 1 i

Operation: MOVX

 $((Ri)) \leftarrow (A)$ 

MOVX @DPTR,A

Bytes: 1 Cycles: 2

**Encoding:** 

1 1 1 1 0 0 0 0

Operation: MOVX

 $(DPTR) \longleftarrow (A)$ 

NOP lasg.o)		Example: An external 256 byte RAM using
Description:	No Operation  Execution continues at the registers or flags are affected It is desired to produce a low-ly 5 cycles. A simple SETB/C four additional cycles must b	following instruction. Other than the PC, no going output pulse on bit 7 of port 2 lasting exact. LR sequence would generate a one-cycle pulse, so inserted. This may be done (assuming no interestruction sequence,
	CLR P2.7 NOP NOP NOP NOP	OVX A,@RI Bytes: 1 Cycles: 2
	SETB P2.7	
Bytes: Cycles:	1 1	Operation: MOVX (Ri))
Encoding:	0 0 0 0 0 0 0 0	OVX A,@DPTR Bytes: 1 Cycles: 2
Operation:	NOP $(PC) \leftarrow (PC) + 1$	
		Encoding: 1 1 1 0 0 0 0 0
		Operation: MOVX (A) ← ((DPTR))
		OVX @RI,A Bytes: 1 Cycles: 2
		Encoding: [1 1 1 0 0 1 1]
		OVX @DPTR,A Bytes: 1 Cycles: 2
		Operation: MOVX (DPTR) ← (A)

MUL	AB		bytex carc-bytex	
	inoit re affe	register B. The low-order b cumulator, and the high-ord (0FFH) the overflow flag is so cleared.  Originally the accumulator ho	signed eight-bit integers in the acyte of the sixteen-bit product is der byte in B. If the product is get; otherwise it is cleared. The carried olds the value 80 (50H), Register B	left in the ac- reater than 255 by flag is always
s used as he input			3200H), so B is changed to 32H (the overflow flag is set, carry is classes)	
Cyc	ytes: cles:	I (11000011B) and R0 hold 4		
Encod	ding:	1 0 1 0 0 1 0 0		
	tion:  ne can  patter	MUL  (A)7-0 ← (A) X (B)  (B)15-8  (B)15-8  (B)15-8  (B)15-8  (B)15-8  (B)15-8	When the destination is a direct binations of bits in any RAM to to be set is determined by a ma	
			ORL P1,#00110010B	
		ut port I.	will set bits 5, 4, and 1 of outp	
				ORL A,Rn. Bytes: Cycles:
			7 7 1 0 0 1 0	Encoding:
			$ORL$ $(A) = -(A) \lor (Rn)$	Operations

#### ORL <dest-byte> <src-byte>

**Function:** 

Logical-OR for byte variables

Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data. [84] 3677 (140A0) 031

> Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example:

If the accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the instruction,

ORL A.RO

will leave the accumulator holding the value 0D7H (11010111B).

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the accumulator at run-time. The instruction,

ORL P1,#00110010B

will set bits 5, 4, and 1 of output port 1.

ORL A,Rn

**Encoding:** 


**Bytes:** 1

Cycles:

0 1 0 0 1 r r r

Operation: ORL

 $(A) \leftarrow (A) \lor (Rn)$ 



ORL C. (src-bit) Function: Logical-OR for bit variables Description Set the carry flag if the Boolean value is a logical l; leave the carry in its current state otherwise. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected. Example: Set the carry flag if and only if P1.0 = 1, ACC.7 = 1, or OV = 0: MOV C.P1.0 :LOAD CARRY WITH INPUT PIN P10 ORL C,ACC.7 OR CARRY WITH THE ACC. BIT 7 OR CARRY WITH THE INVERSE OF OV ORL C,/OV ORL C.bit **Bytes:** 2 Cycles: 2 **Encoding:** 0 1 1 1 0 0 1 0 bit address Operation: ORL  $(C) \leftarrow (C) \lor (bit)$ ORL C./bit Bytes: Cycles: 2 Encoding: 0 1 0 0 0 0 0 bit address Operation: ORL  $(C) \leftarrow (C) \lor (\overline{bit})$ POP direct Function: Pop from stack. Description: The contents of the internal RAM location addressed by the stack pointer is read, and the stack pointer is decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags are affected.

(direct) - (direct) ∨ #data '

Example:

The stack pointer originally contains the value 32H, and internal RAM locations 30H through 32H contain the values 20H, 23H, and 01H, respectively. The instruction sequence,

POP POP DPL

will leave the stack pointer equal to the value 30H and the data pointer set to 0123H. At this point the instruction,

OAH and OBH contain the values 23H and O1H, 192 ect 1909

will leave the stack pointer set to 20H. Note that in this special case the stack pointer was decremented to 2FH before being loaded with the value popped (20H).

Bytes: Cycles:

2 2

Encoding:

1 0 1 0 0 0 0 direct address

(SP) - (SP) - 1

Operation: POP

> $(direct) \leftarrow ((SP))$  $(SP) \leftarrow (SP) - 1$

PUSH direct

Function:

Push onto stack

**Description:** 

The stack pointer is incremented by one. The contents of the indicated variable is then copied into the internal RAM location addressed by the stack pointer.

Otherwise no flags are affected.

Example:

On entering an interrupt routine the stack pointer contains 09H. The data pointer holds the value 0123H. The instruction sequence,

priority level as the one just processed. The sta JPD into HZUP two. No other registers are affected; the PSWHQD an HZUQ

will leave the stack pointer set to 0BH and store 23H and 01H in internal RAM locations 0AH and 0BH, respectively.

Bytes:

when the RETI instruction is executed, that one instructions Cycles:

**Encoding:** 

1 1 0 0 0 0 0 0

direct address

Operation: **PUSH** 

> $(SP) \longrightarrow (SP) + 1$  $((SP)) \leftarrow (direct)$

rupt request was detected. If a lower- or same-level interrupt g

Function:

Return from subroutine

**Description:** 

RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the stack pointer by two. Program execution continues at the resulting address, generally the instruction immediately following an ACALL

or LCALL. No flags are affected. The state of the seal flags

Example:

The stack pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The instruction,

RET

will leave the stack pointer equal to the value 09H. Program execution will continue at location 0123H.

Bytes: 1 Cycles: 2

**Encoding:** 

0 0 1 0 0 0 1 0

Operation:

RET

 $(PC_{15-8}) \leftarrow ((SP))$  $(SP) \leftarrow (SP) - 1$ 

 $(PC7-0) \longleftarrow ((SP))$  $(SP) \longleftarrow (SP) - 1$ 

RETI

Function: Description:

Return from interrupt

RETI pops the high- and low-order bytes of the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The stack pointer is left decremented by two. No other registers are affected; the PSW is *not* automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt had been pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.

Example: The stack pointer originally contains the value 0BH. An interrupt was detected during the instruction ending at location 0122H. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The instruction, The eight bits in the accumulator are rotated one bit to therage will leave the stack pointer equal to 09H and return program execution to location 0123H. **Bytes:** leaves the accumulator holding the value 8BH (10001011B) with the :ealey **Encoding:** 0 0 1 1 0 0 1 0 Operation: RETI (PC15-8) - ((SP))  $(SP) \leftarrow (SP) - 1$ (PC7-0) **←** ((SP))  $(SP) \leftarrow (SP) - 1$ 

#### The stack pointer originally contains the value OBH. An interrupt was decedals

Function: Rotate accumulator Left bas HES souls and mismoo HEO bas

**Description:** The eight bits in the accumulator are rotated one bit to the left. Bit 7 is rotated

into the bit 0 position. No flags are affected.

**Example:** The accumulator holds the value 0C5H (11000101B). The instruction,

RL A

leaves the accumulator holding the value 8BH (10001011B) with the carry unaf-

fected.

Bytes:

Cycles: 1

Encoding: 0 0 1 0 0 0 1 1

Operation: RL

 $(A_{n+1}) \leftarrow (A_n)$  n=0-6

(A0)**←** (A7)

#### RLC A

Function: Rotate accumulator Left through the Carry flag

**Description:** The eight bits in the accumulator and the carry flag are together rotated one bit

to the left. Bit 7 moves into the carry flag; the original state of the carry flag

moves into the bit 0 position. No other flags are affected.

**Example:** The accumulator holds the value 0C5H (11000101B), and the carry is zero. The

instruction,

RLC A

leaves the accumulator holding the value 8BH (10001010B) with the carry set.

Bytes: 1 Cycles: 1

Encoding: 0 0 1 1 0 0 1 1

Operation: RLC

 $(An+1) \leftarrow (An)$  n=0-6

 $(A0) \longleftarrow (C)$  $(C) \longleftarrow (A7)$ 

#### MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

#### RR A **Function:** Rotate accumulator Right Description: The eight bits in the accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected. The accumulator holds the value 0C5H (11000101B). The instruction, Example: RR leaves the accumulator holding the value 0E2H (11100010B) with the carry unaffected. Bytes: will leave the carry flag set to 1 and change the data output! Cycles: Encoding: 0 0 0 0 0 0 1 1 Operation: RR $(An) \leftarrow (A_{n+1})$ n = 0 - 6 $(A7) \leftarrow (A0)$ RRC A Function: Rotate accumulator Right through Carry flag **Description:** The eight bits in the accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected. Example: The accumulator holds the value 0C5H (11000101B), the carry is zero. The instruction. RRC leaves the accumulator holding the value 62 (01100010B) with the carry set. Bytes: Cycles: **Encoding:** destination is computed by addin struction byte to the PC, after incrementing the PC twice ORR Operation: $(An) \leftarrow (A_{n+1})$ n=0-6 Then a bound and a substitution of $(A7) \leftarrow (C)$ (C) **←** (A0)

Function:

**Description:** SETB sets the indicated bit to one. SETB can operate on the carry flag or any

directly addressable bit. No other flags are affected.

**Example:** The carry flag is cleared. Output port 1 has been written with the value 34H

(00110100B). The instructions,

0 0 1 1

leaves the accumulator holding the value 00010 (11(8T3Z)) with the carry

Set Bit

will leave the carry flag set to 1 and change the data output on port 1 to 35H

(00110101B).

SETB C

Bytes: 1 Cycles: 1

**Encoding:** 1 1 0 1

Operation: SETB (C) ← 1

SETB bit

Bytes: 2 Cycles: 1

Encoding: 1 1 0 1 0 0 1 0 bit address

Operation: SETB

(bit)**←**1

SJMP rel

Function: Short Jump

**Description:** Program control branches unconditionally to the address indicated. The branch

destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 bytes

following it.

#### MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

**Example:** The label "RELADR" is assigned to an instruction at program memory location

0123H. The instruction,

SJMP RELADR

will assemble into location 0100H. After the instruction is executed, the PC will contain the value 0123H.

(Note: Under the above conditions the instruction following SJMP will be at 102H. Therefore, the displacement byte of the instruction will be the relative offset (0123H-0102H) = 21H. Put another way, an SJMP with a displacement of 0FEH would be a one-instruction infinite loop.)

Bytes: 2 Cycles: rada2un avinggan a satsaibni VO zragatni bangis anlioandus nadW

Encoding: 1 0 0 0 0 0 0 0

rel. address

Operation: SJMP men response garage observations would be a required on the second sec

 $(PC) \leftarrow (PC) + 2$ 

(HOGIOTOTO (PC) ← (PC) + rel (HOGIOGI) HOOO ablod totalumusas off

Notice that 0C9H minus 54H is result is due to the carry (born

raction, it should be explicitly cleared by

SUBB ARM

(A) = (A) - (Ba)

### Example: The label "RELADR" is assigned to an instruction at proceeding, A ocal BUB

Function:

Subtract with borrow

Description:

SUBB subtracts the indicated variable and the carry flag together from the accumulator, leaving the result in the accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the accumulator along with the source operand.) AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6, but not into bit 7, or into bit 7, but not bit 6.

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, registerindirect, or immediate.

Example:

The accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the carry flag is set. The instruction,

**SUBB** A.R2

will leave the value 74H (01110100B) in the accumulator, with the carry flag and AC cleared but OV set.

Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

SUBB A,Rn


Bytes: 1 Cycles: 1

**Encoding:** 

1 1 r r r 1 0 0

**SUBB** Operation:

 $(A) \leftarrow (A) - (C) - (Rn)$ 



**Encoding:** 

Operation:

**XCH** 

(A) \_\_((Ri))

**Function:** Exchange Accumulator with byte variable **Description:** XCH loads the accumulator with the contents of the indicated variable, at the same time writing the original accumulator contents to the indicated variable. The source/destination operand can use register, direct, or register-indirect addressing. Example: R0 contains the address 20H. The accumulator holds the value 3FH (00111111B). Internal RAM location 20H holds the value 75H (01110101B). The instruction, **XCH** A,@R0 will leave RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in the accumulator. XCH A.Rn Bytes: Cycles: **Encoding:** 1 1 0 0 1 1 1 1 1 Operation: **XCH** (A) \_\_(Rn) XCH A, direct **Bytes:** 2 Cycles: 1 **Encoding:** 1 1 0 0 0 1 0 1 direct address Swap ribbles within the Accumulator Operation: SWAP A interchanges the low- and high-order nibbles HOX a as to information (A) (direct) page 3-ft. (4-ft and has 0-ft ailed to isluminosa XCH A,@Ri Bytes: The accumulator holds the value 0C5H (110001018). The ilstri Cycles:

leaves the accumulator holding the jvelve [ 0 0 0 101]

#### MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

**XCHD** A,@Ri Function: **Exchange Digit** Description: XCHD exchanges the low-order nibble of the accumulator (bits 3-0), generally representing a hexadecimal or BCD digit), with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected. Example: R0 contains the address 20H. The accumulator holds the value 36H (00110110B). Internal RAM location 20H holds the value 75H (01110101B). The instruction, as bezu enlev ent XCHD two A.@RO m of bezu zi notomatzni zidt nedW tetoVV will leave RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the accumulator. And roughness of 11 0 holds 0AAH Bytes: Cycles: will leave the accumulator heldin ; ht vineo it (0 10 0 18) **Encoding:** When the desimation is a directly addressed byte, the dHOX in the desimation is a directly addressed byte, the desimation is a directly addressed byte. tern of bits to be complemented is then de ((Ri3-0)) ((Ri3-0))

### XRL <dest-byte>, <src-byte>

Function:

Logical Exclusive-OR for byte variables

Description:

XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the accumulator or immediate data.

(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)

Example:

If the accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,

XRL A,R0

will leave the accumulator holding the value 69H (01101001B).

When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the accumulator at run-time. The instruction,

XRL P1,#00110001B

will complement bits 5, 4, and 0 of output port 1.

XRL A,Rn

Bytes:

**Encoding:** 0 1 1 0 1 r r r

Operation: XRL

 $(A) \leftarrow (A) \forall (Rn)$ 

XRL A, direct

Bytes: 2 Cycles: 1

Encoding:


0 1 1 0 0 1 0 1

direct address

Operation: XRL

 $(A) \leftarrow (A) \forall (direct)$ 

XRL A,@Ri Bytes: Cycles:	1 1
Encoding:	0 1 1 0 0 1 1 i
Operation:	$XRL$ $(A) \longleftarrow (A) \ \forall \ ((\mathring{R}i))$
XRL A,#data Bytes: Cycles:	2
Encoding:	0 1 1 0 0 1 0 0 immediate data
Operation:	XRL $(A) \leftarrow (A) \forall \# data$
XRL direct,A Bytes: Cycles:	2 1
Encoding:	0 1 1 0 0 0 1 0 direct address
Operation:  XRL direct,#da Bytes: Cycles:	XRL (direct) ← (direct) ∀ (A)  ata 3 2
Encoding:	0 1 1 0 0 0 1 1 direct address immediate data
Operation:	XRL (direct) ← #data







# MCS®-51 8-BIT CONTROL-ORIENTED MICROCOMPUTERS

8031/8051 8031AH/8051AH 8032AH/8052AH 8751H/8751H-12/8751H-88

- High Performance HMOS Process
- Internal Timers/Event Counters
- 2-Level Interrupt Priority Structure
- 32 I/O Lines (Four 8-Bit Ports)
- 64K Program Memory Space

- Boolean Processor
- Bit-Addressable RAM
- Programmable Full Duplex Serial Channel
- 111 Instructions (64 Single-Cycle)
- 64K Data Memory Space

#### ■ Security Feature Protects EPROM Parts Against Software Piracy

The MCS®-51 products are optimized for control applications. Byte-processing and numerical operations on small data structures are facilitated by a variety of fast addressing modes for accessing the internal RAM. The instruction set provides a convenient menu of 8-bit arithmetic instructions, including multiply and divide in structions. Extensive on-chip support is provided for one-bit variables as a separate data type, allowing direct bit manipulation and testing in control and logic systems that require Boolean processing.

	Internal	Memory	1 J 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Interrupts	
Device	Program	Data	Timers/ Event Counters		
8052AH	8K × 8 ROM	256 × 8 RAM	3 × 16-Bit	6	
8051AH	4K × 8 ROM	128 × 8 RAM	2 × 16-Bit	5	
8051	4K × 8 ROM	128 × 8 RAM	2 × 16-Bit	5	
8032AH	none	256 × 8 RAM	3 × 16-Bit	6	
8031AH	none	128 × 8 RAM	2 × 16-Bit	5	
8031	none	128 × 8 RAM	2 × 16-Bit	5	
8751H	4K × 8 EPROM	128 × 8 RAM	2 × 16-Bit	N DESCRIPTION	
8751H-12	4K × 8 EPROM	128 × 8 RAM	2 × 16-Bit	5	
8751H-88	4K × 8 EPROM	128 × 8 RAM	2 × 16-Bit	5 00	

The 8751H is an EPROM version of the 8051AH; that is, the on-chip Program Memory can be electrically programmed, and can be erased by exposure to ultraviolet light. It is fully compatible with its predecessor, the 8751-8, but incorporates two new features: a Program Memory Security bit that can be used to protect the EPROM against unauthorized read-out, and a programmable baud rate modification bit (SMOD). SMOD is not present in the 8751H-12 or the 8751H-88. The 8751H-88 also only operates up to 8 MHz.






Figure 1. MCS\*-51 Block Diagram

#### PIN DESCRIPTIONS

VCC

Supply voltage.

VSS

Circuit ground.

#### Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port each pin can sink 8 LS TTL inputs. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs.


Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1s, and can source and sink 8 LS TTL inputs.

Port 0 also receives the code bytes during programming of the EPROM parts, and outputs the code bytes during program verification of the ROM and EPROM parts. External pullups are required during program verification.

### Port 1 T 88-H1-12 or the 8751H-88. T 1 1709

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source 4 LS TTL inputs. Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address bytes during programming of the EPROM parts and during program verification of the ROM and EPROM parts.



equips abolic lamefixe his mort epile Figure 2. MCS\*-51 Connections stall lamefixe of eacoss dose pullub

In the 8032AH and 8052AH, Port 1 pins P1.0 and P1.1 also serve the T2 and T2EX functions, respectively.

#### Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source 4 LS TTL inputs. Port 2 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1s. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits during programming of the EPROM parts and during program verification of the ROM and EPROM parts.

#### Port 3 solveb 12-20M vms eldsne of rebre ni well

Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source 4 LS TTL inputs. Port 3 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Port Pin	Alternative Function			
P3.0	RXD (serial input port)			
P3.1	TXD (serial output port)			
P3.2	INTO (external interrupt 0)			
P3.3	INT1 (external interrupt 1)			
P3.4	T0 (Timer 0 external input)			
P3.5	T1 (Timer 1 external input)			
P3.6	WR (external data memory write strobe)			
P3.7	RD (external data memory read strobe)			

1101

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

#### ALE/PROG

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. ALE can drive 8 LS TTL inputs. This pin is also the program pulse input (PROG) during programming of the EPROM parts.

In normal operation ALE is emitted at a constant rate of ½ the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

#### PSEN

Program Store Enable is the read strobe to external Program Memory. PSEN can drive 8 LS TTL inputs.

When the device is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory.

#### EA/VPP

External Access enable EA must be externally held low in order to enable any MCS-51 device to fetch code from external Program Memory locations 0 to 0FFFH (0 to 1FFFH, in the 8032AH and 8052AH).

C1, C2 = 30 pF ± 10 pF FOR CRYSTALS = 40 pF ± 10 pF FOR CERAMIC RESONATORS

Figure 3. Oscillator Connections

Note, however, that if the Security Bit in the EPROM devices is programmed, the device will not fetch code from any location in external Program Memory.

This pin also receives the 21V programming supply voltage (VPP) during programming of the EPROM parts.

#### XTAL1

Input to the inverting oscillator amplifier.

#### XTAL2

Output from the inverting oscillator amplifier.

#### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers."

To drive the device from an external clock source, XTAL1 should be grounded, while XTAL2 is driven, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.




Figure 4. External Drive Configuration

Ambient Temperature Under Bias . . . 0 °C to 70 °C Storage Temperature . . . . -65 °C to +150 °C Voltage on EA/VPP Pin to VSS . -0.5V to +21.5V Voltage on Any Other Pin to VSS . -0.5V to +7VPower Dissipation . . . . . . . . . . . . . . . . . 1.5W

ABSULUTE MAXIMUM HATINGS Ve - COV O "NOTICE: Stresses above trose listed under Apsolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. CHARACTERISTICS: (TA = 0 °C to 70 °C; VCC = 5V ±10%; VSS = 0V)

Symbol	Parameter Min		Max	Unit	Test Conditions	
VIL	Input Low Voltage (Except EA Pin of 8751H, 8751H-12 & 8751H-88)	-0.5	0.8	٧	8751H, 8761 All Others	
VIL1	Input Low Voltage to EA Pin of 8751H, 8751H-12 & 8751H-88	880	0.7	ro.ly.ac	TLLPI. ALE LOW to F	
VIH	Input High Voltage (Except XTAL2, RST)	2.0	VCC+0.5	V	8751H, 875 All Others	
VIH1	Input High Voltage to XTAL2, RST	2.5	VCC+0.5	V	XTAL1 = VSS	
VOL	Output Low Voltage (Ports 1, 2, 3)*		0.45	V	IOL = 1.6 mA	
VOL1	Output Low Voltage (Port 0, ALE, PSEN)*	0	REST	reflA b	TPXIX Input Instr Ho	
an i	8751H, 8751H-12 & 8751H-88	75	0.60 0.45	V	IOL = 3.2 mA IOL = 2.4 mA	
	All Others		0.45	A	IOL = 3.2 mA	
VOH	Output High Voltage (Ports 1, 2, 3)	2.4		V	$IOH = -80 \mu A$	
VOH1	Output High Voltage (Port 0 in External Bus Mode, ALE, PSEN)	2.4	Float	V <sub>b</sub> A	$IOH = -400 \mu A$	
IIL an	Logical 0 Input Current (Ports 1, 2, 3 R 8032AH, 8052AH All Others	ST)	-800 -500	μA μA	Vin = 0.45 V Vin = 0.45 V	
IIL1	Logical 0 Input Current to EA Pin of 8751H, 8751H-12 & 8751H-88 Only	0	-15	mA	TAHOX Data Hold Aft	
IIL2	Logical 0 Input Current (XTAL2)		-3.2	mA	Vin = 0.45 V	
ILI <sup>SO</sup> an	Input Leakage Current (Port 0) 8751H, 8751H-12 & 8751H-88 All Others	oos	±100 ±10	μA μA	0.45 < Vin < VCC 0.45 < Vin < VCC	
IIH en	Logical 1 Input Current to EA Pin of 8751H, 8751H-12 & 8751H-88	203	500	μΑ	有 of saenbbA JWV/AT	
IIH1	Input Current to RST to Activate Reset	81	500	μΑ	Vin < (VCC - 1.5V)	
ICC an	Power Supply Current: 8031/8051 8031AH/8051AH 8032AH/8052AH	23 433	160 125 175	mA mA mA	All Outputs Disconnected; EA = VCC	
	8751H/8751H-12/8751H-88	33	250	mA	TWHOX Data Held AN	
CIO	Pin Capacitance		10	pF	test freq = 1MHz	

\*Note: Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.



A.C. CHARACTERISTICS: \* (T<sub>A</sub> = 0 °C to +70 °C, VCC = 5V ±10%, VSS = 0V, Load Capacitance for Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

in the ope	er conditions above those indicated	12MHz Osc		Variable Oscillator		SPIST
Symbol	a noticollo Parameter noticos las	Min	Max	Min	Max	Units
1/TCLCL	Oscillator Frequency	G	MAR OF A	3.5	12.	MHz
TLHLL	ALE Pulse Width	127	The fact of	2TCLCL-40	Hogsagio	ns
TAVLL	Address Valid to ALE Low	43		TCLCL-40	TRIGITAGA	ns
TLLAX	Address Hold After ALE Low	48	UV 03 -	TCLCL-35		ns
TLLIV	ALE Low to Valid Instr In 8751H, 8751H-12 All Others	7.0 - O.5	183 233	Parameter tage (Except EA 1H-12 & 8751H-	4TCLCL-150 4TCLCL-100	ns
TLLPL	ALE Low to PSEN Low	58		TCLCL-25	oV woJ tuant	ns
TPLPH	PSEN Pulse Width 8751H, 8751H-12 All Others	190 215	88 AL2,	3TCLCL-60 3TCLCL-35	8781H, 878 Input High Vo RSTY	ns ns
TPLIV 8	PSEN Low to Valid Instr In 8751H, 8751H-12 All Others	2.5	100 125	Itage to XTAL2, oltage (Ports 1)	3TCLCL-150 3TCLCL-125	ns ns
TPXIX	Input Instr Hold After PSEN	0	,31	ottage (out 0, A	V wou tugtilo	ns
TPXIZ	Input Instr Float After PSEN		63	4.000	TCLCL-20	ns
TPXAV A	PSEN to Address Valid	75		TCLCL-8		ns
TAVIV A	Address to Valid Instr In 8751H, 8751H-12 All Others	2.4	267 302	All Others follage (Ports 1,	5TCLCL-150 5TCLCL-115	ns
TPLAZ	PSEN Low to Address Float	2.4	20	oltage (Port 0 in	10H 20 10	ns
TRLRH	RD Pulse Width	400	(NCO)	6TCLCL-100	DEI TENTROIXE	ns
TWLWH	WR Pulse Width	400		6TCLCL-100	8 HASSON	ns
TRLDV	RD Low to Valid Data In		252		5TCLCL-165	ns
TRHDX	Data Hold After RD	0	Pin of	0	Logical D Inpi	ns
TRHDZ	Data Float After RD		97	13720	2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In		517	DATAL MENSOR	8TCLCL-150	ns
TAVDV	Address to Valid Data In		585	1H-12 & 6751H-	9TCLCL-165	ns
TLLWL	ALE Low to RD or WR Low	200	300	3TCLCL-50	3TCLCL+50	ns
TAVWL	Address to RD or WR Low	203	10 ns1	4TCLCL-130	Logical 1 Inp	ns
TQVWX	Data Valid to WR Transition 8751H, 8751H-12 All Others	13 23	te Rese	TCLCL-70 TCLCL-60	Input Current Power Supply	ns ns
TQVWH	Data Valid to WR High	433	HAIRO	7TCLCL-150		ns
TWHQX	Data Held After WR	33	88-H18	TCLCL-50	878	ns
TRLAZ	RD Low to Address Float		20	601	stiosq 20 alq	ns
TWHLH	RD or WR High to ALE High 8751H, 8751H-12 All Others	33 43	133 123	TCLCL-50 TCLCL-40	TCLCL+50 TCLCL+40	ns

<sup>\*</sup> This table does not include the 8751-88 AC characteristics (see next page).




This Table is only for the 8751H-88

A.C. CHARACTERISTICS:  $(T_A=0~^{\circ}C\ to\ +70~^{\circ}C,\ VCC=5V\ \pm10\%,\ VSS=0V,\ Load\ Capacitance\ for\ Port\ 0,\ ALE,\ and\ PSEN=100\ pF,\ Load\ Capacitance\ for\ All\ Other\ Outputs=80\ pF)$ 

L De Trigoni		8MHz	Osc	Variable (		
Symbol	Parameter	Min	Max	Min	Max	Units
1/TCLCL	Oscillator Frequency	- 49,197	annota .	3.5	8.0	MHz
TLHLL	ALE Pulse Width	210	- VILLIT -	2TCLCL-40	UKE PER EN	ns
TAVLL	Address Valid to ALE Low	85		TCLCL-40		ns
TLLAX	Address Hold After ALE Low	90	1	TCLCL-35		ns
TLLIV	ALE Low to Valid Instr In		350		4TCLCL-150	ns
TLLPL	ALE Low to PSEN Low	100		TCLCL-25		ns
TPLPH	PSEN Pulse Width	315		3TCLCL-60		ns
TPLIV	PSEN Low to Valid Instr In		225	Lal XALE	3TCLCL-150	ns
TPXIX	Input Instr Hold After PSEN	0	Johnson	0		ns
TPXIZ	Input Instr Float After PSEN	HISH D	105	VA-DA	TCLCL-20	ns
TPXAV	PSEN to Address Valid	117	James	TCLCL-8		ns
TAVIV	Address to Valid Instr In		475	107	5TCLCL-150	ns
TPLAZ	PSEN Low to Address Float		20		20	ns
TRLRH	RD Pulse Width	650		6TCLCL-100		ns
TWLWH	WR Pulse Width	650		6TCLCL-100		ns
TRLDV	RD Low to Valid Data In		460		5TCLCL-165	ns
TRHDX	Data Hold After RD	0		0		ns
TRHDZ	Data Float After RD		180		2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In		850		8TCLCL-150	ns
TAVDV	Address to Valid Data In		960		9TCLCL-165	ns
TLLWL	ALE Low to RD or WR Low	325	425	3TCLCL-50	3TCLCL+50	ns
TAVWL	Address to RD or WR Low	370		4TCLCL-130		ns
TQVWX	Data Valid to WR Transition	55		TCLCL-70		ns
TQVWH	Data Valid to WR High	725		7TCLCL-150		ns
TWHQX	Data Held After WR	75		TCLCL-50		ns
TRLAZ	RD Low to Address Float		20		20	ns
TWHLH	RD or WR High to ALE High	75	175	TCLCL-50	TCLCL+50	ns




#### EXTERNAL PROGRAM MEMORY READ CYCLE






#### EXTERNAL DATA MEMORY READ CYCLE




#### **EXTERNAL DATA MEMORY WRITE CYCLE**



Test Conditions: T<sub>A</sub> = 0 °C to 70 °C; VCC = 5V ±10%; VSS = 0V; Load Capacitance = 80 pF

SHM	35	12MHz Osc		Variable	TOTAL	
Symbol	Parameter	Min	Max	Min gg	Max	Units
TXLXL	Serial Port Clock Cycle Time	1.0		12TCLCL	T deild	μς
TQVXH	Output Data Setup to Clock Rising Edge	700		10TCLCL-133	T woJ	ns
TXHQX	Output Data Hold After Clock Rising Edge	50		2TCLCL-117	Rise T	ns
TXHDX	Input Data Hold After Clock Rising Edge	0		0		ns
TXHDV	Clock Rising Edge to Input Data Valid		700	E WAVEFORMS	10TCLCL-133	ns -


#### SHIFT REGISTER TIMING WAVEFORMS




#### LATERINAL CLUCK DRIVE

Symbol	Parameter		Min	Max	Units
1/TCLCL	Oscillator Frequency (except	t 8751H-88)	3.5	12	MHz
unita	8751H-88	M MAN	3.5	8	MHz
TCHCX	High Time	9.1	20	Senal Port Cloc	ns
TCLCX	Low Time	00/ 8	20	Curput Data Se Edge	ns
TCLCH	Rise Time 1-303015	. so	d After Clock	20	ns
TCHCL	Fall Time			20	ns

#### **EXTERNAL CLOCK DRIVE WAVEFORMS**



#### A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING: INPUTS ARE DRIVEN AT 2.4 V FOR A LOGIC "1" AND .045 V FOR A LOGIC "0". TIMING MEASUREMENTS ARE MADE AT 2.0V FOR A LOGIC "1" AND 0.8V FOR A LOGIC "0".



#### **EPROM CHARACTERISTICS:**

**Table 3. EPROM Programming Modes** 

Mode	RST	PSEN	ALE	EA	P2.7	P2.6	P2.5	P2.4
Program	1	0	0*	VPP	emit u	0	X	X
Inhibit -	-0.1	0	1 /	X	a blidd at 8	0	X	X
Verify	1	0	1. 90	6 RI 10 V	0	0	X	X
Security Set	1	0	0*	VPP	1	2 Taide	X	X

Note: "1" = logic high for that pin "0" = logic low for that pin "X" = "don't care"

"VPP" =  $+21V \pm 0.5V$ 

\*ALE is pulsed low for 50 msec.

#### **Programming the EPROM**

To be programmed, the part must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0–P2.3 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 pins, and RST, PSEN, and EA should be held at the "Program" levels indicated in Table 3. ALE is **pulsed** low for 50 msec to program the code byte into the addressed EPROM location. The setup is shown in Figure 5.

Normally  $\overline{EA}$  is held at a logic high until just before ALE is to be pulsed. Then  $\overline{EA}$  is raised to +21V, ALE is pulsed, and then  $\overline{EA}$  is returned to a logic high. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

Note that the EA/VPP pin must not be allowed to go above the maximum specified VPP level of 21.5V for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches.

#### **Program Verification**

If the Security Bit has not been programmed, the onchip Program Memory can be read out for verification purposes, if desired, either during or after the programming operation. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0—P2.3. The other pins should be held at the "Verify" levels indicated in Table 3. The contents of the addressed location will come out on Port 0. External pullups are required on Port 0 for this operation.

The setup, which is shown in Figure 6, is the same as for programming the EPROM except that pin P2.7 is held at a logic low, or may be used as an active-low read strobe.




Figure 5. Programming Configuration




Figure 6. Program Verification



#### **EPROM Security**

The security feature consists of a "locking" bit which when programmed denies electrical access by any external means to the on-chip Program Memory. The bit is programmed as shown in Figure 7. The setup and procedure are the same as for normal EPROM programming, except that P2.6 is held at a logic high Port 0, Port 1, and pins P2.0–P2.3 may be in any state. The other pins should be held at the "Security" levels indicated in Table 3.

Once the Security Bit has been programmed, it can be cleared only by full erasure of the Program Memory. While it is programmed, the internal Program Memory can not be read out, the device can not be further programmed, and it can not execute out of external program memory. Erasing the EPROM, thus clearing the Security Bit, restores the device's full functionality. It can then be reprogrammed.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Angstroms. Since sunlight and flourescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level flourescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.




Figure 7. Programming the Security Bit

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000  $\mu$ W/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.


Erasure leaves the array in an all 1s state.

## EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS: (TA = 21 °C to 27 °C VCC = 5V + 10% VSS = 0V)

Symbol	Parameter		Min	Max	Units
VPP	Programming Supply Voltage	grantistica	20.5	21.5	V
IPP	Programming Supply Current		A5+	30	mA
1/TCLCL	Oscillator Frequency		4	6	MHz
TAVGL	Address Setup to PROG Low		48TCLCL	ra K TA-OA	MODIA
TGHAX	Address Hold After PROG		48TCLCL	-119	1000H-000H
TDVGL	Data Setup to PROG Low		48TCLCL	ES9 W	
TGHDX	Data Hold After PROG		48TCLCL	X-1- 12.6	SUD THOO ×
TEHSH	P2.7 (ENABLE) High to VPP	3950	48TCLCL	3,5°5 HV	
TSHGL	VPP Setup to PROG Low		10	VIVI PRZ.Y	μsec
TGHSL	VPP Hold After PROG		10		μsec
TGLGH	PROG Width		45	55	msec
TAVQV	Address to Data Valid		1-1 H38H	48TCLCL	
TELQV	ENABLE Low to Data Valid			48TCLCL	
TEHQZ	Data Float After ENABLE		0	48TCLCL	Elements.



# **EPROM PROGRAMMING AND VERIFICATION WAVEFORMS**





Assembly Language


- **BCD Floating Point Math**
- Generates All Timing Necessary to Program EPROMS and E<sup>2</sup>PROMS
- Fast Tokenized Interpreter
- "Stand Alone" Software Development
- All Arithmetic and Utility Routines Can Be Called From Assembly Language
- Built-In Accurate REAL TIME CLOCK
- **Multiple User Programs**
- Programs May Reside in RAM, EPROM or E<sup>2</sup>PROM
- Built in Radix Conversion Hex to Decimal and Decimal to Hex

8052AH-BASIC is an 8052AH microcontroller with a complete full-featured BASIC interpreter, MCS® BASIC-52, resident in the 8K of available ROM. This Software-On-Silicon product is specifically designed to address the needs of process control, measurement, and instrumentation applications. MCS BASIC-52 allows 8052AH users to write programs in the popular BASIC language, which is much simpler to write and easier to understand than assembly language.

In addition to the standard BASIC commands and functions, such as floating point arithmetic and transcendental operations, MCS BASIC-52 contains many unique features that allow the user to perform tasks that usually require assembly language. Bit-wise logical operators, such as AND, OR, and EXCLUSIVE-OR are supported as well as hexadecimal arithmetic.

A minimum amount of hardware is required to support MCS BASIC-52. Small systems can be constructed with only a latch, 1K bytes of external memory, and the appropriate serial port drivers. With the addition of a transistor, a gate, and a couple of passive components, MCS BASIC-52 can program EPROM or E²PROM devices with the users application program. Both the standard and the intelligent Programming™ algorithms are supported.

MCS BASIC-52 is an interpreted language. This allows the user to develop a program interactively without the cumbersome and repetitive process of editing, assembling, loading, and running which is required by assemblers and compilers. MCS BASIC-52 was designed to permit the programmer to develop resident high level language software using the high performance 8052AH device.



# COMMAND SET

MCS BASIC-52 contains all standard BASIC commands, statements, and operators. Figure 1 list the software feature set of MCS BASIC-52.

# DATA FORMAT

The range of numbers that can be represented in MCS BASIC-52 is:

±1E-127 to ±.99999999E + 127

# **CONTROL ORIENTED FEATURES**

MCS BASIC-52 contains many unique features to perform task that usually require assembly language programming. The XBY and DBY operators can read and/or write external and internal memory respectively. The CBY operator is used to read program memory. Additionally, virtually all of the special function registers on the 8052AH can be accessed with MCS BASIC-52. This allows the user to set the timer or interrupt modes within the constructs of a BASIC program. An accurate interrupt driven REAL TIME CLOCK that has a 5 millisecond resolution is also implemented in MCS BASIC-52. This clock can be enabled, disabled, and used to generate interrupts. Finally, a CALL statement that allows the programmer to CALL assembly language routines is available in MCS BASIC-52. Parameters can be passed in a number of different ways.

# EPROM/E<sup>2</sup>PROM FILE

Most Basic interpreters allow only one program to be resident in memory, and many require that the program reside in RAM. MCS BASIC-52 allows programs to reside in both RAM and EPROM/E2PROM. Additionally, up to 255 programs may reside in EPROM/E2PROM. Programs may also be transfered (XFER) from EPROM/E2PROM to RAM for editing purposes.

# EPROM/E<sup>2</sup>PROM PROGRAMMING

A powerful feature of MCS BASIC-52 is that it generates all of the timing necessary to program any standard EPROM or E<sup>2</sup>PROM device with the users' program (PROG/FPROG). Additionally, very little external hardware is required to implement this feature. Saving programs in EPROM/E<sup>2</sup>PROM is much more attractive and reliable than other alternatives, such as cassette tape, especially in control and/or other noisy environments.

After the user programs an EPROM or E<sup>2</sup>PROM with the desired BASIC program. The PROG2 or FPROG2 commands may be used to enable the unique AUTOSTART feature of MCS BASIC-52. When AUTOSTART is enabled, MCS BASIC-52 will execute the user program after RESET or a power-up condition. This permits the user to RUN a program without connecting the MCS BASIC-52 device to a console — a powerful feature for control environments.

### **USER ACCESSABLE FUNCTION LIBRARY**

Another unique feature of MCS BASIC-52 is that it contains a complete library of functions that can be accessed with assembly language. All floating point, radix conversion, and I/O routines contained in MCS BASIC-52 can be accessed with assembly language CALL instructions. These complex arithmetic routines can be used by the programmer in applications requiring the speed of assembly language, but also the complex arithmetics offered by BASIC.

# 8052AH-BASIC PIN DESCRIPTION (FIGURE 2)

8052AH-BASIC is an 8052AH device, however, MCS BASIC-52 assumes a particular hardware configuration. The following pin description outlines the pin functions defined by MCS BASIC-52.

### VSS

Circuit ground potential.

### VCC

Circuit supply voltage. 5 volts ± 10% relative to VSS.

### AD0-AD7

The multiplexed low-order address and data bus used during accesses to external memory. External pullup devices ( $\sim$  10K  $\Omega$ ) are required on these pins if the MCS BASIC-52 EPROM/E²PROM programming feature is used.

### A8-A15

The high order address bus used during accesses to external memory.





Figure 1. MCS® BASIC-52 Software Feature Set

# PORT 1

A general purpose quasi-bidirectional 8-bit input/output port. The individual pins on PORT 1 all have alternate functions which may or may not be implemented by the user. The alternate functions are as follows:

# **PORT 1.0 (T2)**

Can be used as the trigger input to TIMER/COUNTER 2. A one (1) must be written to this port pin output latch in order for this function to operate. Details of



Seasons of Figure 2. Configuration Seasons and seasons and seasons of a configuration seasons and seasons of the seasons of th

the T2 trigger function are covered in the Microcontrollers Handbook. Order Number 210918-002.

# PORT 1.1 (T2EX) a fourness to remit ent see of

Can be used as the external input to TIMER/COUNTER 2. A one (1) must be written to this port pin output latch in order for this function to operate. Details of the T2 trigger function are covered in the Microcontroller Users Manual.

# PORT 1.2 (PWM OUTPUT) mud a di bezzag ed des

This pin is used as the PWM output port when the PWM statement is executed. PWM stands for Pulse Width Modulation and is used to generate pulses of varying duty cycle and frequency.

# PORT 1.3 (ALE DISABLE)

This pin is used to disable the ALE signal to the external address latch when the EPROM/E<sup>2</sup>PROM programming feature is used. In a system, this pin is logically anded with ALE.

# PORT 1.4 (PROGRAMMING PULSE)

When the EPROM/E<sup>2</sup>PROM programming feature is used, this pin provides the proper programming pulse width to program EPROM and INTELligent EPROM® devices. MCS BASIC-52 actually calculates the proper programming pulse width from the system crystal value (XTAL) to assure the proper timing of this pulse. When used to program E<sup>2</sup>PROM devices, the length of this pulse is not critical. This pin is active in the logical zero (0) state.



# PORT 1.5 (PROGRAMMING ENABLE)

When the EPROM/E<sup>2</sup>PROM programming feature is implemented, this pin is used to enable the EPROM programming voltage. This pin remains active (logically low (0)) during the entire EPROM programming process. On E<sup>2</sup>PROM devices that do not require any special programming voltage, this pin is not used.

# PORT 1.6 (DMA ACKNOWLEDGE)

When the DMA feature is implemented as described in the MCS® BASIC-52 users manual, this pin functions as an active low DMA ACKNOWLEDGE output.

# **PORT 1.7 (LINE PRINTER OUTPUT)**

This pin functions as a serial output port when the LIST# or PRINT# command and/or statement is used. This enables the user to make a "hard copy" of a program or to print out results of a calculation.

# RESET

A high (2.5 volts) on this pin for two machine cycles while the oscillator is running resets the device. An external pulldown resistor (~8.2K) from RESET to VSS permits power-on reset when a capacitor (~10 uf) is connected from this pin to VCC.

# ALE

ALE (address latch enable) is an output pin that is used to latch the low order address byte during Read, Write, or program fetch operations to external memory.

# **PSEN**

This pin (Program Store ENable) is a control signal that is used to enable external program memory. In MCS® BASIC-52, this pin will always remain inactive (logically high (1)) unless the user is running an assembly language program in external memory.

# XTAL1

Input to the inverting amplifier that forms the oscillator.

# XTAL2

Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used.

# RD

A control signal that is used to enable READ operations to external data memory. This pin is active low (0).

# WR

A control signal that is used to enable WRITE operations to external data memory. This pin is active low (0).

# T1

This pin can be programmed to be an external input to TIMER/COUNTER 1.

# TO

This pin can be programmed to be an external input to TIMER/COUNTER 0.

# Output Low Voltage Port 1, A8- ITMI

This pin is the external interrupt 1 pin. It is active low and interrupts on this pin may be handled in either BASIC or in assembly language.

# INTO/DMA REQUEST

This is the external interrupt 0 pin. It is active low and may be optionally programmed to function as a DMA request input pin. The DMA REQUEST pin is used by E<sup>2</sup>PROM devices during programming.

# **CONSOLE SERIAL OUTPUT**

This is the serial output pin to the console device. Standard ASCII codes are used as well as a standard asynchronous frame.

# CONSOLE SERIAL INPUT

This is the serial input pin that receives data from the console device. Standard ASCII codes are assumed to be the input and the data is assumed to be transmitted using a standard asynchronous frame.

# NOTES

If pin 31 is grounded the 8052AH-BASIC will operate as a standard 8032AH. The tolerances on this pin are described under DC characteristics.

For detailed information concerning this product please refer to the MCS BASIC-52 Users Manual (Order Number 210918-002).

Ambient Temperature Under Bias 0°C	to 70°C
Storage Temperature65°C to	+150°C
Voltage on Any Pin With Respect to Ground (VSS)0.5V	to +7V
Power Dissipation	2 Watts

and to external data memory. This pin is abtive low

permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# DC CHARACTERISTICS ( $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 4.5V$ to 5.5V, $V_{SS} = 0V$ )


Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	errulas del e trans
VIH	Input High Voltage (Except RST and XTAL2)	2.0	V <sub>CC</sub> + 0.5	V uo Ish	This pin functions as a se
VIH1	Input High Voltage to RST for Reset, XTAL2	2.5	V <sub>CC</sub> + 0.5	V	XTAL1 to VSS
VOL	Output Low Voltage Port 1, A8–15, Control Functions		0.45	٧	IOL = 1.6mA
VOL1	Output Low Voltage ALE, PSEN (Note 1)	yolas	0.45 9 9 0 1 3 4 1 0 4	V not n	IOL = 3.2mA
VOH	Output High Voltage Port 1, A8–15, Control Functions	2.4	ers ure deviced in the second or sec	V	$IOH = -80\mu A$
VOH1	Output High Voltage AD0-7, ALE, PSEN	2.4	.00.	V	$IOH = -400\mu A$
IIL s as no	Logical 0 Input Current Port 1, A8–15 Control Functions		-800	μΑ	Vin = 0.45V
IIL2	Logical 0 Input Current XTAL2	eat is lead.	-2.5	mA	XTAL1 at Vss, Vin=0.45V
IL1	Input Leakage Current To AD0-7 EA	isms	±10	μΑ	0.45V <vin<vcc< td=""></vin<vcc<>
nsole ( <b>tHII</b> )	Input High Current to RST/VPD For Reset		500	μΑ	Vin = V <sub>CC</sub> - 1.5V
ICC	Power Supply Current		175	mA	All outputs disconnected
CIO	Capacitance of I/O Buffer	lengu	10	pF	f <sub>C</sub> = 1MHz, T <sub>A</sub> = 25°C

**Note 1:** Vol is degraded when the 8032AH/8052AH rapidly discharges external capacitance. This AC noise is most pronounced during emission of address data. When using external memory, locate the latch or buffer as close to the 8032AH/8052AH as possible.

10/8	1983 to Oen Veriable Certif				
xsM n		IN NAME_	Miles May L Mil		VOL
12	Datum	Ports		I/O Lines	(peak) (max)
	Address	A8-15, AD0-7	127	P1, Control	0.8V
		SUOT		Functions	of billay
	Write Data	AD0-7	48	P1, Control Functions, ALE	0.8v
	XSNI	Datum Address	Datum Emitting Ports  Address A8–15, AD0–7	Datum Emitting Ports  Address A8–15, AD0–7	Datum Ports Degraded I/O Lines  Address A8–15, AD0–7 P1, Control Functions  Write Data AD0–7 P1, Control

# **EXTERNAL CLOCK DRIVE CHARACTERISTICS (XTAL2)**

STOLCL		Variable f = 3.5 MHz	eiu Pule	
Symbol	Parameter	Min	Max	Unit
TCLCL	Oscillator Period	83.3	286	ns
TCHCX	High Time	20	FOR ARREST	ns
TCLCX	Low Time	20	plis∀ ssenbi	ns
TCLCH	Rise Time		20	ns
TCHCL	Fall Time 05	tso	20	wo ns






**A.C. CHARACTERISTICS:**  $(T_A=0~^{\circ}C\ to\ +70~^{\circ}C,\ VCC=5V\ \pm10\%,\ VSS=0V,\ Load\ Capacitance\ for\ Port\ 0,\ ALE,\ and\ PSEN=100\ pF,\ Load\ Capacitance\ for\ All\ Other\ Outputs=80\ pF)$ 


		12MHz Osc		Variable		
Symbol	Parameter	Min Max		Min	Max	Units
1/TCLCL	Oscillator Frequency		efte9	3.5	12.	MHz
TLHLL	ALE Pulse Width	127	Y-00A	2TCLCL-40	Pada	ns
TAVLL	Address Valid to ALE Low	43		TCLCL-40		ns
TLLAX	Address Hold After ALE Low	48		TCLCL-35	2hVV	ns
TLLIV	ALE Low to Valid Instr In		233		4TCLCL-100	ns
TLLPL	ALE Low to PSEN Low	58	VE OR	TCLCL-25	EXTERNA	ns
TPLPH	PSEN Pulse Width	215		3TCLCL-35		ns
TPLIV	PSEN Low to Valid Instr In		125		3TCLCL-125	ns
TPXIX	Input Instr Hold After PSEN	0	1636	0	1003/195	ns
TPXIZ	Input Instr Float After PSEN		63	Amil Tipli	TCLCL-20	ns
TPXAV	PSEN to Address Valid	75		TCLCL-8	TOLOX	ns
TAVIV	Address to Valid Instr In	I MA	302	Rise Time	5TCLCL-115	ns
TPLAZ	PSEN Low to Address Float		20	Fall Time	20	ns
TRLRH	RD Pulse Width	400		6TCLCL-100		ns
TWLWH	WR Pulse Width	400		6TCLCL-100		ns
TRLDV	RD Low to Valid Data In		252		5TCLCL-165	ns
TRHDX	Data Hold After RD	0		X0110T	4	ns
TRHDZ	Data Float After RD		97	1	2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In	0	517		8TCLCL-150	ns
TAVDV	Address to Valid Data In	- xa.lar	585	BENEVICE TO STATE	9TCLCL-165	ns
TLLWL	ALE Low to RD or WR Low	200	300	3TCLCL-50	3TCLCL+50	ns
TAVWL	Address to RD or WR Low	203		4TCLCL-130		ns
TQVWX	Data Valid to WR Transition	23		TCLCL-60		ns ns
TQVWH	Data Valid to WR High	433		7TCLCL-150		ns
TWHQX	Data Held After WR	33		TCLCL-50		ns
TRLAZ	RD Low to Address Float		20		20	ns
TWHLH	RD or WR High to ALE High	43	123	TCLCL-40	TCLCL+40	ns




# **AC TIMING DIAGRAMS**



# AC TESTING INPUT/OUTPUT, FLOAT WAVEFORMS



AC inputs during testing are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0". For timing purposes, the float state is defined as the point at which an AD0–7 pin sinks 2.4mA or sources  $400\mu$ A at the voltage test levels.



This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component to component. Typically though,  $(T_A = 25^{\circ}C, \text{ fully loaded})$  RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.

# With Factory Mask-Programmable ROM

# 80C31BH/80C31BH-1/80C31BH-2 CHMOS SINGLE-CHIP 8-BIT CONTROL-ORIENTED CPU WITH RAM AND I/O


80C51BH/80C31BH — 3.5 TO 12 MHz,  $V_{CC} = 5 \text{ V} \pm 20\%$ 80C51BH-1/80C31BH-1 — 3.5 TO 16 MHz,  $V_{CC} = 5 \text{ V} \pm 20\%$ 80C51BH-2/80C31BH-2 — 0.5 to 12 MHz,  $V_{CC} = 5 \text{ V} \pm 20\%$ 

- Power Control Modes
- 128 x 8-Bit RAM
- 32 Programmable I/O Lines
- Two 16-Bit Timer/Counters
- 64K Program Memory Space
- High Performance CHMOS Process
- Boolean Processor
- 5 Interrupt Sources
- Programmable Serial Port
- 64K Data Memory Space

The MCS®-51 CHMOS products are fabricated on Intel's CHMOS III process and are functionally compatible with the standard MCS-51 HMOS and EPROM products. CHMOS III is a technology which combines the high speed and density characteristics of HMOS with the low power attributes of CHMOS. This combination expands the effectiveness of the powerful MCS-51 architecture and instruction set.

Like the MCS-51 HMOS versions, the MCS-51 CHMOS products have the following features: 4K byte of ROM (80C51BH/80C51BH-1/80C51BH-2 only); 128 bytes of RAM; 32 I/O lines; two 16-bit timer/counters; a five-source two-level interrupt structure; a full duplex serial port; and on-chip oscillator and clock circuitry. In addition, the MCS-51 CHMOS products have two software selectable modes of reduced activity for further power reduction — Idle and Power Down.

The Idle mode freezes the CPU while allowing the RAM, timer/counters serial port and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.





# IDLE MODE

In the idle mode, the CPU puts itself to sleep while all the on chip peripherals stay active. The instruction that invokes the Idle mode is the last instruction executed in the normal operating mode before Idle mode is activated. The content of CPU, the on chip RAM, and all the Special Function Registers remain intact during this mode. The Idle mode can be terminated either by any enabled interrupt, at which time the process is picked up at the interrupt service routine and continued, or by a hardware reset which starts the processor the same as a power on reset.

# **POWER DOWN MODE**

In the Power Down mode the oscillator is stopped, and the instruction that invokes Power Down is the last instruction executed. Only the contents of the on chip RAM is preserved. A hardware reset is the only way to terminate Power Down.

The control bits for the reduced power modes are in the Special Function Register PCON.

**NOTE:** For more detailed information on these reduced power modes refer to the 1985 Microcontroller Handbook.

# PIN DESCRIPTIONS OF COMPANY OF SE MANY TO

# Vcc radius for further 22V

Supply voltage during normal, Idle, and Power Down operations.

# Vss

Circuit ground.

# Port 0

Port 0 is an 8-bit open drain bi-directional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 80C51BH. External pullups are required during program verification.

# Port 1 EDGS HE12008

Port 1 is an 8-bit bidirectional I/O port with internal pullups. Port 1 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are eternally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 1 also receives the low-order address bytes during program verification.

# The MCS set CHMOS products are fabrice 1799

Port 2 is an 8-bit bidirectional I/O port with internal pullups. Port 2 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1s. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

# Port 3

Port 3 is an 8-bit bidirectional I/O port with internal

Table 1. Status of the external pins during Idle and Power Down modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	10000	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data




Figure 2. Connection Diagram

pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (IIL, on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

# RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to VSS permits Power-On reset using only an external capacitor to VCC.

# ALE

Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory.

In normal operation ALE is emitted at a constant rate of 1/6 the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

# PSEN

Program Store Enable is the read strobe to external Program Memory.

When the 80C51BH is executing code from external Program Memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external Data Memory. PSEN is not activated during fetches from internal program memory.

# EA

External Access enable.  $\overline{EA}$  must be externally held low in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFH. If  $\overline{EA}$  is held high the device executes from internal Program Memory unless the program counter contains an address greater than 0FFFH.

# XTAL1

Input to the inverting oscillator amplifier and input to the internal block generator circuits.

# XTAL2

Output from the inverting oscillator amplifier.

# **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers," available from your Intel sale representative.

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected, as shown in Figure 4. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the Data Sheet must be observed.

# **DESIGN CONSIDERATIONS**

- At power on, the voltage on V<sub>CC</sub> and RST must come up at the same time for a proper start-up.
- Before entering the Power Down mode the contents of the Carry Bit and B. 7 must be equal.




Figure 3. Crystal Oscillator




Figure 4. External Drive Configuration



# TYPICAL ICC: Typical operating ICC at 3 MHz and Voc = 5.0 V I\*Spritar MUMIXAM TUDGEN

Ambient Temperature Under Bias . . . 0°C to 70°C Storage Temperature . . . . . -65°C to +150°C Voltage on Any stold) stold Pin to VSS. . . . . . . -0.5 V to VCC + 0.5 V

Voltage on VCC to VSS. . . . . . -0.5 V to 6.5 V

other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for Power Dissipation . . . . . . . . . . . . . . . . . 1.0 W\*\* extend

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any extended periods may affect device reliability.

# D.C. CHARACTERISTICS: $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5 \text{ V } \pm 20\%; V_{SS} = 0 \text{ V})$

Symbol	Parameter	Min	Max	Unit	Test Conditions
of AL JV when the	Input Low Voltage (Except EA)	-0.5	.2V <sub>CC</sub> 1	m Symania extension of the contract of the con	Mote 1: Capacilive loading on Ports 0 Ports 1 and 3. The noise is du pine make 1-to-0 transitions on
V <sub>IL1</sub>	Input Low Voltage (EA)	-0.5	.2V <sub>CC</sub> 3	V	on the ALE line may exceed 0 an address latch with a Schmi
VIH. and	Input High Voltage (Except XTAL1, RST)	.2VCC+.9	V <sub>CC</sub> +0.5	V and 2 m	lote 2; Capacitive loading on Ports 0 specification when the address
VIH1	Input High Voltage (XTAL1, RST)	.7VCC	VCC+0.5	V <sub>ill</sub>	Note 3: Power Down ICC is measured
VOL	Output Low Voltage (Ports 1, 2, 3)	XTALT drive CC- led.	0.45	EAV P	I <sub>OL</sub> = 1.6 mA (Note 1)
VOL1	Output Low Voltage (Port 0, ALE, PSEN)	t) XTAL1 driv 1T = Vss	0.45	etpV pit Port 0	IOL = 3.2 mA (Note 1) albi a about
VOH	Output High Voltage (Ports 1, 2, 3)	2.4		V	$I_{OH} = -60 \mu A V_{CC} = 5 V \pm 10\%$
		.75VCC		V	$I_{OH} = -25 \mu A$
		.9VCC	57	V	$IOH = -10 \mu A$
V <sub>OH1</sub>	Output High Voltage	3-2.4	first char-	edV.a	$I_{OH} = -400 \ \mu A \ V_{CC} = 5 \ V \pm 10\%$
	(Port 0 in External Bus Mode, ALE, PSEN)	.75VCC	enti toti the	V	IOH = -150 μA
	INIOGO, FILL, FOLIN	.9VCC	at signal	V	IOH = -40 μΑ (Note 2)
IIL	Logical 0 Input Current (Ports 1, 2, 3)		-50	μΑ	V <sub>in</sub> = 0.45 V Not both very
ITL	Logical 1 to 0 Transition Current (Ports 1, 2, 3)	Z. FIDBL	- 650	μΑ	V <sub>in</sub> =2 V Slock
ILI Jwo	Input Leakage Current (Port 0, EA)	EXAMPL TAVIL = TILPL =	±10	μΑ	0.45 < V <sub>in</sub> < V <sub>CC</sub>
RRST	Reset Pulldown Resistor	50	150	KOhm	
CIO	Pin Capacitance		10	pF	Test Freq = 1 MHz, T <sub>A</sub> = 25°C
IPD	Power Down Current		50	μΑ	V <sub>CC</sub> = 2 to 6 V (Note 3)

<sup>\*\*</sup>This value is based on the maximum allowable die temperature and the thermal resistance of the package.



TYPICAL ICC: Typical operating ICC at 3 MHz and V<sub>CC</sub> = 5.0 V is 3.8 mA, and varies with frequency at the 

# MAXIMUM ICC (mA)

of the device at these or an	operation	perating (Not	e 4)	Idle (Note 5) A no epsilo			
Freq. VCC	and 4 Vanod	92 15 V	6 V	4 V	5 V	6 V	
0.5 MHz	1.6	2.2	3	0.6	0.9	1.2	
3.5 MHz	4.3	5.7	7.5	1.1	1.6	2.2	
8.0 MHz	8.3	11	14	1.8	2.7	3.7	
12 MHz	12	16	20	2.5	17213.7TOA	PAH(5.0.0	
16 MHz	16	20.5	25	3.5	5	6.5	

- Note 1: Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLS of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- Note 2: Capacitive loading on Ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall before the .9 VCC specification when the address bits are stabilizing.
- Note 3: Power Down ICC is measured with all output pins disconnected; EA = Port 0 = VCC; XTAL2 N.C.; RST = VSS.
- Note 4: ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC - .5 V; XTAL2 N.C.; EA = RST = Port 0 = VCC. ICC would be slightly higher if a crystal oscillator is used.
- Note 5: Idle ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC - .5 V; XTAL2 N.C.; Port 0 = VCC; EA = RST = VSS.

# **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

- A: Address.
- C: Clock.
- D: Input data.
- H: Logic level HIGH.
- 1: Instruction (program memory contents).
- L: Logic level LOW, or ALE.

P: PSEN.

- Q: Output data. au8 Ismana ni 0 mo9)
- R: READ signal.
- T: Time.
- V: Valid. W: WRITE signal. Imput O logical O logical
- X: No longer a valid logic level.
- Z: Float.


**EXAMPLE:** 

TAVLL = Time for Address Valid to ALE Low. TLLPL = Time for ALE Low to PSEN Low.


., 80C51BH/80C51BH-1/80C51BH-2
Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

# **EXTERNAL PROGRAM AND DATA MEMORY CHARACTERISTICS**


Symbol	Parameter		z Osc	Variable	Haite	
Symbol			Max	Min	Max	Units
1/TCLCL	Oscillator Frequency 80C51BH/80C31BH 80C51BH-1/80C31BH-1 80C51BH-2/80C31BH-2	AT.	- PLLOW	3.5 3.5 0.5	12 16 12	MHz
TLHLL	ALE Pulse Width	127		2TCLCL-40		ns
TAVLL	Address Valid to ALE Low	28		TCLCL - 55	- JUVAY	ns
TLLAX	Address Hold After ALE Low	48	MT	TCLCL - 35	, man-	ns
TLLIV	ALE Low to Valid Instr In		234	PROMINION DEL XX	4TCLCL - 100	ns
TLLPL	ALE Low to PSEN Low	43		TCLCL-40		ns
TPLPH	PSESN Pulse Width	205	13	3TCLCL-45		ns
TPLIV	PSEN Low to Valid Instr In	AR-A15 ER	145	24	3TCLCL-105	ns
TPXIX	Input Instr Hold After PSEN	0		0		ns
TPXIZ	Input Instr Float After PSEN	TA ME	59	инатка	TCLCL-25	ns
TAVIV	Address to Valid Instr In		312	73837	5TCLCL - 105	ns
TPLAZ	PSEN Low to Address Float		10	1	10	ns
TRLRH	RD Pulse Width	400		6TCLCL-100	33A	ns
TWLWH	WR Pulse Width	400	10-1-17	6TCLCL - 100		ns
TRLDV	RD Low to Valid Data In		252		5TCLCL - 165	ns
TRHDX	Data Hold After RD	0		0		ns
TRHDZ	Data Float After RD	VLIGT	97		2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In		517		8TCLCL - 150	ns
TAVDV	Address to Valid Data In		585		9TCLCL - 165	ns
TLLWL	ALE Low to RD or WR Low	200	300	3TCLCL-50	3TCLCL+50	ns
TAVWL	Address Valid to Write Low	203		4TCLCL - 130		
TQVWX	Data Valid to WR Transition	23	1	TCLCL-60		ns
TWHQX	Data Hold After WR	33	1	TCLCL-50	BUNDA	ns
TRLAZ	RD Low to Address Float		0		0	ns
TWHLH	RD or WR High to ALE High	43	123	TCLCL-40	TCLCL+40	ns



**EXTERNAL PROGRAM MEMORY READ CYCLE** 



# EXTERNAL DATA MEMORY WRITE CYCLE



# SHIFT REGISTER MODE TIMING WAVEFORMS




# **EXTERNAL CLOCK DRIVE**

Symbol	Parameter	Min /	Max	Units
1/TCLCL	Oscillator Frequency 80C51BH/80C31BH	3.5	12	MHz
	80C51BH-1/80C31BH-1 80C51BH-2/80C31BH-2	3.5 0.5	16 12	10114
TCHCX	High Time	20		ns
TCLCX	Low Time	20		ns
TCLCH	Rise Time	KWYOT	20	ns
TCHCL	Fall Time	EAJJT ~	20	ns


# SERIAL PORT TIMING — SHIFT REGISTER MODE

Test Conditions:  $T_A = 0$ °C to 70°C;  $V_{CC} = 5 \text{ V} \pm 20\%$ ;  $V_{SS} = 0 \text{ V}$ ; Load Capacitance = 80 pF


Symbol			lz Osc	Variable	11-14-	
	Parameter) attinw YROM	Min	Max	Min	Max	Units
TXLXL	Serial Port Clock Cycle Time	1.0		12TCLCL		μs
TQVXH	Output Data Setup to Clock Rising Edge	700		10TCLCL - 133	t teman	ns
TXHQX	Output Data Hold After Clock Rising Edge	50		2TCLCL - 117		ns
TXHDX	Input Data Hold After Clock Rising Edge	0	JLJ	0		ns
TXHDV	Clock Rising Edge to Input Data Valid	4	700	Samuel Same	10TCLCL - 133	ns



# EXTERNAL CLOCK DRIVE WAVEFORM



**AC TESTING INPUT, OUTPUT WAVEFORMS** 



**FLOAT WAVEFORMS** 



# CHMOS SINGLE COMPONENT 8-BIT MICROCONTROLLER with Factory Mask-Programmable ROM

# CHMOS SINGLE COMPONENT 8-BIT CONTROL-ORIENTED CPU with RAM and I/O

80C51BH/80C31BH — 3.5 to 12 MHz V<sub>CC</sub> = 5V ± 20%

EXPRESS

**■ Extended Temperature Range** 

Burn-In

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS-51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in, and an extended temperature range with or without burn-in.

With the commercial standard temperature range operational characteristics are guaranteed over the temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C. With the extended temperature range option, operational characteristics are guaranteed over the range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The optional burn-in is dynamic, for a minimum time of 160 hours at 125°C with  $V_{CC} = 6.0V \pm 0.25V$ , following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 1.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits. The commercial temperature range data sheets are applicable for all parameters not listed here.



# Electrical Deviations from Commercial Specifications for Extended Temperature Range

D.C. and A.C. parameters not included here are the same as in the commercial temperature range data sheets.

**D.C. CHARACTERISTICS:**  $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C; V_{CC} = 5V \pm 20\%; V_{SS} = 0V)$ 

Symbol	Parameter 30V	Limits			
		3.5 'Min. 18.8	Max.	Unit	Test Conditions
VIL	Input Low Voltage (Except EA)	2-0.5 X3	.2V <sub>CC</sub> 15	V	
V <sub>IL1</sub>	EA	-0.5V	.2V <sub>CC</sub> 35	V	Burn-in
S-51 family o	Input High Voltage (Except XTAL1, RST)	.2V <sub>CC</sub> +1	V <sub>CC</sub> + 0.5	ystem c	e Intel EXPRESS s
VIH1	Input High Voltage to XTAL1, RST	0.7V <sub>CC</sub> +0.1	V <sub>CC</sub> + 0.5	m includ	erating requirement e EXPRESS prodra
IIL	Logical 0 Input Current (Port 1, 2, 3)	ni-mud tuo		μΑ	V <sub>in</sub> = 0.45V
ITLaodahetosa	Logical 1 to 0 transition Current (Ports 1, 2, 3)	°C. With the extended temperature +0°C to +0.057 –		μА	V <sub>in</sub> = 2.0V

9-36





Table 1 — Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
Р	Plastic	Commercial	No
D	Cerdip	Commercial	No
N	PLCC GGGG	Commercial	No
TP	Plastic 59 emissing	mall behar Extended	No
TD	Cerdip	Extended	No
TN	PLCC	Extended	No
QP	Plastic Plastic	Commercial	Yes
QD	Cerdip	abiliability Commercial	Yes
in, and s <b>NO</b> xdended	dard temperatiODJP ge with burn-	neta talore Commercial de la ma	ng mg 22 Yes x3 an
LP	Plastic	Extended	Yes
negnies ED revo be	Cerdip Date of Section	Extended San Extended	Yes
LN	PLCC	Oras Extended to opnis	Yes manage

### Please Note: 0 + Va a

Commercial temperature range is 0° to 70°C. Extended temperature range is -40° to +85°C.

 Burn-in is dynamic, for a minimum time of 160 hours at 125°C, V<sub>CC</sub> = 6.0 ± 0.25V, following guidelines in MIL-STD-883 Method 1015 (Test Condition D).

# **Examples:**

P80C31BH indicates 80C31BH in a plastic package and specified for commercial temperature range, without burn-in. LD80C51BH indicates 80C51BH in a cerdip package and specified for extended temperature range with burn-in.

 D.C. CHARACTERISTICS: (T<sub>A</sub> = −40°C to +85°C; V<sub>CC</sub> = 5V ± 10%; V<sub>SS</sub> = 0V)

 Symbol
 Parameter
 Min
 Max
 Unit
 Test

 Vu
 Innut Low Voltage
 −0.6
 0.75
 V

Vir.	Input Low Voltage	-0.5	0.75	V		
Vir.	Input High Voltage (Except	2.1	VCC + 0.5	V		
VIR.	XTAL2, RST)	CC	Power Supply Current:	135	ma	All Outputs
R051AH,8031AH	175	ma	Disconnected;			
R751H,8751H-8	285	ma	EA = VCC			
R152	Logic 0 Input Current (XTAL2)	-4.0	ma	Vin = 0.45 V		

# MCS-S1 EXPRESS

# 8031AH/8051AH 8032AH/8052AH

	0032A1/0032	. [7]	
	april and 8751H/8751		Prefix
OV	Commercial	Plastic	
οM	Commercial	Cerdip	
No	EXPRESS	PLCC	
	■ Extended Temperatur	re Range	
No	■ Burn-in		OT.

The Intel EXPRESS system offers enhancements to the operational specifications of the MCS®-51 family of microcontrollers. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

The EXPRESS program includes the commercial standard temperature range with burn-in, and an extended temperature range with or without burn-in.

With the commercial standard temperature range operational characteristics are guaranteed over the temperature range of 0°C to 70°C. With the extended temperature range option, operational characteristics are guaranteed over the range of -40°C to +85°C.

The optional burn-in is dynamic, for a minimum time of 160 hours at 125°C with  $V_{CC}=5.5V\pm0.5V$ , following guidelines in MIL-STD-883, Method 1015.

Package types and EXPRESS versions are identified by a one- or two-letter prefix to the part number. The prefixes are listed in Table 1.

For the extended temperature range option, this data sheet specifies the parameters which deviate from their commercial temperature range limits. The commercial temperature range data sheets are applicable for all parameters not listed here.

# Electrical Deviations from Commercial Specifications for Extended Temperature Range

D.C. and A.C. parameters not included here are the same as in the commercial temperature range data sheets.

# D.C. CHARACTERISTICS: $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C; V_{CC} = 5V \pm 10\%; V_{SS} = 0V)$

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.75	٧	
VIH	Input High Voltage (Except XTAL2, RST)	2.1	V <sub>CC</sub> + 0.5	٧	
lcc	Power Supply Current: 8051AH,8031AH 8052AH,8032AH 8751H,8751H-8		135 175 265	ma ma ma	All Outputs Disconnected; EA = VCC
IIL2	Logic 0 Input Current (XTAL2)		-4.0	ma	V <sub>in</sub> = 0.45 V




Table 1 — Prefix Identification

Prefix	Package Type	Temperature Range	Burn-In
P 2	plastic plastic	commercial	no
RAPO DO S	cerdip	commercial	TYCHOLO
C	ceramic	commercial	no
TP	plastic	extended	no
TD 880	cerdip	extended	no
TC TC	ceramic	extended	no
QP	plastic	commercial	yes
QD of vioring	cerdip	commercial	minumencyes V 2.51
ry Space OD	ceramic *	commercial	rossedo yes selecit
okagings <b>q</b> gallable	plastic	extended and	yes
LD	cerdip	extended	yes
LC	ceramic	extended	yes

# Please note:

- Commercial temperature range is 0° to 70°C. Extended temperature range is -40° to +85°C.
- Burn-in is dynamic, for a minimum time of 160 hours at 125°C, V<sub>CC</sub> = 5.5V ±0.5V, following guidelines in MIL-STD-883 Method 1015 (Test Condition D).
- The following devices are not available in plastic packages: 8751H,8751H
- The following devices are not available in ceramic packages: 8051AH,8031AH 8052AH,8032AH

Examples: P8031AH indicates 8031AH in a plastic package and specified for commercial temperature range, without burn-in. LD8751H indicates 8751H in a cerdip package and specified for extended temperature range with burn-in.





# molteoffit 8752A t eldeT

# SINGLE-CHIP 8-BIT MICROCONTROLLER THREE 16-BIT TIMER/COUNTERS 8K BYTES OF EPROM PLUS 256 BYTES OF RAM

- 2-Level Program Security System
- 8K Bytes EPROM
- 256 Bytes Data RAM
- inteligent Programming™ Algorithm
- 12.5 V Programming Voltage
- Boolean Processor
- 32 Programmable I/O Lines
- Three 16-Bit Timer/Counters

- 6 Interrupt Sources
- Programmable Serial Channel
- Separate Transmit/Receive Baud Rate Capability
- 64K Program Memory Space
- 64K Data Memory Space
- LCC and DIP packagings available




Figure 1. Block Diagram



The Intel 8752A is the EPROM version of the 8052AH. It contains 8K x 8 of on-chip Program memory that can be electrically programmed, and can be erased by exposure to ultraviolet light.

The 8752A is a member of the MCS®-51 microcontroller family that are optimized for control applications. Byte-processing and numerical operation on small data structures are facilitated by a variety of fast addressing modes for accessing the internal RAM. The instruction set provides a convenient menu of 8-bit arithmetic instructions, including a 4 micro-second (@ 12 MHz) multiply and divide instructions.

The 8752A also offers two new features; a 2-level security memory system and inteligent programming™ algorithm.

The two-level program security system consists of 2 security bits and a 32 byte security table memory which are used to protect the program memory against software piracy.

The inteligent programming™ algorithm reduces the programming time from 50 msec per byte to a minimum of 4 msec per byte.




Figure 2. Pin Connection

# THE NEW TWO LEVEL PROGRAM SECURITY SYSTEM

The security system of the 8752A is designed to give the user the maximum control in protecting the internal program memory of the part. It allows the user to apply the degree of security suitable for the application.

Two security bits are implemented in the 8752A; the

SECURE EXTERNAL EXECUTION, and the VERIFY bit. Programming both bits denies any external access to the on-chip program memory.

The security bits, when programmed, prohibit the controller from reading or moving the internal code when executing out of external program memory, and also disable the verify mode.



It is possible to maintain the verify capability while securing the code. This is done by programming only one bit (SECURE EXTERNAL EXECUTION), and programming the SECURITY TABLE. The data that appears on the port during the secured verification is scrambled BY the SECURITY TABLE contents.

The SECURITY TABLE is a 32 x 8 array of EPROM. The user can electrically program any arbitrary code into it. The code will be used to mask the program memory during the verification. Thus what appears at port 0 during the verification is a scrambled code which cannot be deciphered without the key table.

Programming the security bits also denies the programming of the EPROM and the Security Table Memory. Therefore, they must be locked after the code and the security table are programmed.

Erasing the EPROM also erases the Security Table Memory and the security bits. When erased the EPROM and the table contain all 1s and the part has its full functionality.

# INTELIGENT PROGRAMMING™ ALGORITHM

The 8752A can be electrically programmed by using

the inteligent programming algorithm. This method is faster and more efficient than the conventional programming method. This process, instead of programming each byte for 50 msec, trys 1 msec per byte and verifies it. Normally that is enough to burn the data in, in which case a final-programming pulse is applied. If the correct data cannot be verified, the programming is repeated, up to a maximum of 15 times, followed by the 3X final-programming signal. X is the number of times it took to verify the correct data.

# MEMORY ORGANIZATION

PROGRAM MEMORY: Up to 8K bytes of the program memory can reside in the on-chip EPROM. In addition the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 256 x 8 on-chip RAM. In addition it can address up to 64K bytes of external data memory.

# **PACKAGING INFORMATION**

40 pin cerdip
44 pin 1cc
88752A
R8752A



# CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER HSO, PWM, COMPARATOR/CAPTURE, UP/DOWN COUNTER 80C252 — CPU WITH RAM AND I/O 83C252 — 8K BYTES FACTORY MASK PROGRAMMABLE ROM 87C252 — 8K BYTES USER PROGRAMMABLE EPROM

- High Performance CHMOS Process
- Power Control Modes
- Programmable Counter Array
- High Speed OUTPUT
- Pulse Width Modulator
- Up/Down Timer/Counter
- Watchdog Timer
- Two Level Program Security System
- 8K Factory Mask ROM
- 256 Bytes of On-Chip Data RAM
- inteligent Programming™ Algorithm
- Boolean Processor

- 32 Programmable I/O Lines
- Three 16-Bit Timer/Counters
- 7 Interrupt Sources
- Programmable Serial Channel
- Framing Error Detection
- Automatic Address Recognition
- TTL Compatible Logic Levels
- 64K Program Memory Space
- 64K Data Memory Space
- MCS®-51 Fully Compatible Inst. Set
- PLCC and DIP packagings




Figure 1. Block Diagram



The Intel 80C252 is a single-chip control oriented microcontroller which is fabricated on Intel's reliable CHMOS-III technology. Being a member of the MCS-51 family, the 80C252 uses the same powerful instruction set, has the same architecture, and is pin for pin backward compatible with the existing MCS-51 products.

The 80C252 has several new features that make it even more powerful than the 80C51BH. These features are: an additional 128 x 8 bytes of on-chip RAM, an extra Timer/Counter with up/down counting capability, a Programmable Counter Array, and Framing Error Detection and Automatic Address Recognition for the Serial Port.

The Programmable Counter Array consists of five modules and five I/O pins (share Port 1 pins). Each module is capable of being programmed as: a Pulse Width Modulator, a Watchdog Timer, a Compare/Capture Register, a High Speed Output, or just a plain 16-bit Timer/Counter. The PCA can generate one interrupt when programmed as a Timer or as a Compare/Capture register.

With the Pulse Width Modulator and the High Speed Output capability, the 80C252 can be used in a wide range of motor control applications, and the Serial Port enhancements provide extra reliability in the multi-processor serial communication environments.

The overall power consumption of this part, plus the two power control modes (Idle and Power Down), make this part ideal for low power and/or battery operated applications.




Figure 2. Pin Connection

# **PULSE WIDTH MODULATOR**

Any or all of the 5 modules of the PCA can be programmed to be a PWM. In this mode the PCA module can convert digital data to an analog signal. With a 16 MHz clock the maximum frequency of the output waveform of the PWM is 15.6 KHz. The frequency of

the PWM depends on one of four software selectable clock sources of the PCA Timer. The duty cycle of the waveform is controlled by the contents of an 8-bit register that can be programmed to be any integer from 0 to 255.



# HIGH SPEED OUTPUT IN shises also yoursen

Any of the PCA modules can be programmed to generate a signal which appears on the corresponding I/O pin. The output frequency can be programmed to a maximum of 6.5 KHz. I no libbs at MAR girlo no

# COMPARATOR/CAPTURE

When programmed as a comparator, the PCA module, at every cycle, compares the contents of its Timer with the preset value of the Compare register. When a match occurs, it reverses the logic level of its corresponding I/O pin, and generates an interrupt.

In the Capture mode the process is the reverse of the Comparator. Upon changing the logic level on the corresponding I/O pin of the module, the content of the PCA Timer is loaded into the selected Capture register. An interrupt may also be generated.

These two features allow the 80C151 to be used in accurate pulse width measurement in real time, with minimum software overhead.

# WATCHDOG TIMER

Module number 4 of the PCA, along with its Timer can be programmed to play Watchdog Timer. If the Timer value matches the Comparator Register value, an internal Reset signal is generated which puts the microcontroller in a hardware reset.

During normal operation the software, periodically, reloads the Timer or disables the internal reset signal. Therefore, in case of a malfunction due to noise or any unwanted situation, the processor recovers itself and provides a more reliable operation.

## TIMER/COUNTER

Timer 2 is a 16-bit timer/counter which is capable of up or down counting. It has a 16-bit register that can be used for auto-reloading or as a capture register. The capture command can come from external source as well as the clock input to the timer. With the help of Timer 2, two different baud rates can be generated for transmit and receive. Timer 2 can be utilized while the processor is in the Idle Mode.

# SERIAL PORT

The full duplex serial port of the 80C252 is the same as the serial port of the 80C51 with two new features; Framing Error Detection, and Automatic Address Recognition.

When the Serial Port is operating in either mode 2 or

3, and the Framing Error Detection system is enabled, an invalid received byte affects a status bit. By checking the bit in the software, immediately after each reception, one can distinguish between correct and incorrect bytes. It need the atom bus needs

The 80C252, as a slave microcontroller, can recognize when it is being addressed by a master or another slave controller in a multi-processor environment.

# THE NEW TWO-LEVEL PROGRAM SECURITY SYSTEM

The security system of the 87C252 and the 83C252 is designed to give the user the maximum control in protecting the internal program memory of the part. It allows the user to apply the degree of security suitable for the application.

Two security bits are implemented; the SECURE EX-TERNAL EXECUTION, and the VERIFY bit. Programming both bits denies any external access to the on-chip program memory.

The security bits, when programmed, prohibit the controller from reading or moving the internal code when executing out of external program memory, and also disable the verify mode.

It is possible to maintain the verify capability while securing the code. This is done by programming only one bit (SECURE EXTERNAL EXECUTION), and programming the SECURITY TABLE MEMORY. The data that appears on the port during the secured verification, is scrambled by the SECURITY TABLE contents.

In the 87C252 the SECURITY TABLE is a 32 x 8 array of EPROM. The user can electrically program any arbitrary code into it. The code will be used to mask the program memory during the verification. Thus what appears at port 0 during the verification is a scrambled code which cannot be deciphered without the key table.

In the 83C252 the Security Table and the Security Bits are mask programmable.

Programming the security bits also denies the programming of the EPROM and the Security Table Memory. Therefore they must be locked after the code and the security table are programmed.

Erasing the EPROM also erases the Security Table Memory and the security bits. When erased the EPROM and the table contain all 1s and the part has its full functionality.



# INTELIGENT PROGRAMMING ALGORITHM

The 87C252 can be electrically programmed by using the Inteligent programming algorithm. This method is faster and more efficient than the conventional method. The Inteligent Programming algorithm reduces the programming time from 50 m sec per byte to a minimum of 4 m sec per byte.

# **MEMORY ORGANIZATION**

PROGRAM MEMORY: Up to 8K bytes of the program

The security system of the 37C252 and the 83C252 is designed to give the user the maximum control in protecting the internal program memory of the part. It allows the user to apply the degree of security suit. Able for the application

Two security bits are implemented; the SECURE EX-TERNAL EXECUTION, and the VERIFY bit Programming both bits denies any external access to the on-ohly process memory.

The security bits, when programmed, prohibit the controller from reading or moving the internal code when executing out of external program memory, and also disable the verity moving.

It is possible to maintain the verify capability while securing the code. This is done by programming only one bit (SECURE EXTERNAL EXECUTION), and programming the SECURITY TABLE MEMORY. The data that appears on the port during the secured verifloation, is scrambled by the SECURITY TABLE.

in the 87C252 the SECURITY TABLE is a 32 x 8 array of EPROM. The user can electrically program any arbitrary code into it. The code will be used to mask the program menory during the verification. Thus what appears at port 0 during the verification is a scrambled code which cannot be deciphered with the few table.

In the 830252 the Security Table and the Security

Programming the security bits also deries the programming of the EPROM and the Security Table Memory. Therefore they must be locked after the contribution are programmed.

Erasing the EPROM also erases the Security Table Memory and the security bits. When erased the EPROM and the table contain all 1s and the part has

memory can reside in the on-chip ROM. In addition the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 256 x 8 on-chip RAM. In addition it can address up to 64K bytes of external data memory.

# PACKAGING INFORMATION

40 pin cerdip D8xC252 44 pin loc R8xC252

In the Capture mode the process is the reverse of the Comparator. Upon changing the logic level on the corresponding I/O pin of the modula, the content of the PCA Timer is loaded into the selected Capture egister. An interrupt may also be generated.

These two features allow the 80C151 to be used in accurate pulse width measurement in real time, with minimum software (wartend).

### WATCHDOG TIMER

Module number 4 of the PCA, along with its Timer can be programmed to play Watchdog Timer if the Timer value matches the Comparator Register value, an internal Reset signal reset which puts the

During normal operation the software, periodically, reloads the Timer or disables the internal reset signal. Therefore, in case of a mailurotion due to noise or any unwanted situation, the processor recovers itself and the statement of the processor recovers itself.

### TIMER/COUNTER

Timer 2 is a 16-bit timercounter which is capable of up or down counting, it has a 16-bit register that can be used for auto-reloading or as a capture register. The capture command can come from external source as well as the clock input to the timer. With the plot of Timer 2, two different based rates can be generated for transmit and receive. Timer 2 can be utilized while the propersor is in the Idle Mode.

### TROS LABORS

The full duplex serial port of the BOC252 is the same as the serial port of the 80C51 with two new features; Framing Error Detection, and Automatic Address Recognition.

When the Senal Port is operating in either mode 2 or



# CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 4K BYTES OF EPROM PROGRAM MEMORY AND INTERNAL CODE SECURITY FEATURE

- High Performance CHMOS Process
- Power Control Modes
- 2-Level Program Security System
- 128 Bytes Data RAM
- int<sub>e</sub>ligent Programming<sup>™</sup> Algorithm
- 12.5 V Programming Voltage MAR and o
- Boolean Processor
- 32 Programmable I/O Lines

- Two 16-Bit Timer/Counters
- 5 Interrupt Sources
- Programmable Serial Channel
- TTL Compatible Logic Levels
- 64K Program Memory Space
- 64K Data Memory Space
- LCC and DIP packagings available




Figure 1. Block Diagram



The Intel 87C51 is the EPROM version of the 80C51BH, and is fabricated on Intel's CHMOS II-E process. It contains 4K x 8 of on-chip Program memory that can be electrically programmed, and can be erased by exposure to ultraviolet light.

The 87C51 is the EPROM version of the 80C51BH and a member of the MCS®-51 family of microcontrollers. It is equipped with a 2-level program memory security system which protects the on-chip program against software piracy.

This EPROM device can be electrically programmed by means of the Inteligent Programming algorithm.

The extremely low power consumption, along with two reduced power modes (Idle and Power Down), make this part very suitable for low power applications.

The Idle mode freezes the CPU while allowing the RAM, Timer/Counters, serial port, and interrupt system to continue functioning. The Power Down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.




Figure 2. Pin Connection

# THE NEW TWO-LEVEL PROGRAM SECURITY SYSTEM

The security system of the 87C51 is designed to give the user the maximum control in protecting the internal program memory of the part. It allows the user to apply the degree of security suitable for the application.

Two security bits are implemented in the 87C51; the SECURE EXTERNAL EXECUTION, and the VERIFY bit. Programming both bits denies any external ac-

cess to the on-chip program memory.

The security bits, when programmed, prohibit the controller from reading or moving the internal code when executing out of external program memory, and also disable the verify mode.

It is possible to maintain the verify capability while securing the code. This is done by programming only



one bit (SECURE EXTERNAL EXECUTION), and programming the SECURITY TABLE. The data that appears on the port during the secured verification is scrambled by the SECURITY TABLE contents.

The SECURITY TABLE is a 32 x 8 array of EPROM. The user can electrically program any arbitrary code into it. The code will be used to mask the program memory during the verification. Thus what appears at port 0 during the verification is a scrambled code which cannot be deciphered without the key table.

Programming the security bits also denies the programming of the EPROM and the Security Table Memory. Therefore, they must be locked after the code and the security table are programmed.

Erasing the EPROM also erases the Security Table Memory and the security bits. When erased, the EPROM and the table contain all 1s and the part has its full functionality.

# INTELIGENT PROGRAMMING ALGORITHM

The 87C51 can be electrically programmed by using

the Inteligent programming algorithm. This method is faster and more efficient than the conventional method. The Inteligent Programming algorithm reduces the programming time from 50 msec per byte to a minimum of 4 msec per byte.

# **MEMORY ORGANIZATION**

PROGRAM MEMORY: Up to 4K bytes of the program memory can reside in the on-chip EPROM. In addition the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 128 x 8 on-chip RAM. In addition it can address up to 64K bytes of external data memory.

# **PACKAGING INFORMATION**

40 pin cerdip D87C51 44 pin lcc R87C51

one bit (SECURE EXTERNAL EXECUTION), and programming the SECURITY TABLE. The data that appears on the port during the secured verification is proceeded by the SECURITY TABLE contents.

The SECURITY TABLE is a 32 x 8 array of EPHOM. The user can electrically program any arbitrary code into it. The code will be used to mask the program memory during the verification. Thus what appears at port 0 during the verification is a scrambled code without the key table.

Programming the security bits also denies the programming of the EPROM and the Security Table Memory. Therefore, they must be locked after the ovide and the security table are programmed.

Erasing the EPROM also erases the Security Table Memory and the security bits. When erased, the EPROM and the table contain all 1s and the part has its full functionality.

# INTELIGENT PROGRAMMING ALGORITHM

The 87C51 can be electrically programmed by using

the Intelligent programming argonium. The conventional faster and more efficient than the conventional method. The Intelligent Programming algorithm reduces the programming time from 50 msec per byte to a minimum of 4 msec per byte.

# MEMORY ORGANIZATION

PROGRAM MEMORY: Up to 4K bytes of the program memory can reside in the on-chip EPROM, in addition the device can address up to 64K of program memory external to the chip.

DATA MEMORY: This microcontroller has a 128 x 8 on-chip RAM. In addition it can address up to 64K bytes of external data memory.

# PACKAGING INFORMATION

48 pin cerdip D87C5 44 pin ice R87C5

# Intel MCS #-51 2 SOCIEAR PROCESSOR OPERATION 10-32 Capabilities Processing Elements 10-32 Direct Bit Addressing 10-34 Instruction Set 10-39 Simple Instruction Combinations 10-40 Simple Example #1 — Bit Permutation 10-40 Design Example #2 — Software Serial VO 10-45 Design Example #2 — Software Serial VO 10-45 Design Example #3 — Automotive Design Equations 10-46 Design Example #5 — Automotive Design

# Using the Intel MCS®-51 Boolean Processing Capabilities

## Contents

MCS®-51 Application Notes

1.	INTRODUCTION	3
2.	BOOLEAN PROCESSOR OPERATION 10-	3
	Processing Elements. 10- Direct Bit Addressing. 10- Instruction Set. 10- Simple Instruction Combinations 10-	3
3.	BOOLEAN PROCESSOR APPLICATIONS 10-	4
	Design Example #1 — Bit Permutation	4:
	Combinatorial Logic Equations 10- Design Example #4 —	4
	Automotive Dashboard Functions 10- Design Example #5 —	4
	Complex Control Functions	
4.	<b>SUMMARY</b>	
	APPENDIX A	6

### 1. INTRODUCTION Supposed and adoles are account.

The Intel microcontroller family now has three new members—the Intel® 8031, 8051, and 8751 single-chip microcomputers. These devices, shown in Figure 1, will allow whole new classes of products to benefit from recent advances in Integrated Electronics. Thanks to Intel's new HMOS® technology, they provide larger program and data memory spaces, more flexible 1.0 and peripheral capabilities, greater speed, and lower system cost than any previous-generation single-chip microcomputer.




Figure 1. 8051 Family Pinout Diagram.

Table 1 summarizes the quantitative differences between the members of the MCS-48™ and 8051 families. The 8751 contains 4K bytes of EPROM program memory fabricated on-chip, while the 8051 replaces the EPROM with 4K bytes of lower-cost mask-programmed ROM. The 8031 has no program memory on-chip; instead, it accesses up to 64K bytes of program memory from external memory. Otherwise, the three new family members are identical. Throughout this Note, the term "8051" will represent all members of the 8051 Family, unless specifically stated otherwise.

The CPU in each microcomputer is one of the industry's fastest and most efficient for numerical calculations on byte operands. But controllers often deal with bits, not bytes: in the real world, switch contacts can only be open or closed, indicators should be either lit or dark, motors are either turned on or off, and so forth. For such control situations the most significant aspect of the MCS-51<sup>m</sup> architecture is its complete hardware support for one-bit, or *Boolean* variables (named in honor of Mathematician George Boole) as a separate data type.

The 8051 incorporates a number of special features which support the direct manipulation and testing of individual bits and allow the use of single-bit variables in performing logical operations. Taken together, these features are referred to as the MCS-51\*\* Boolean Processor. While the bit-processing capabilities alone would be adequate to solve many control applications, their true power comes when they are used in conjunction with the microcomputer's byte-processing and numerical capabilities.

Many concepts embodied by the Boolean Processor will certainly be new even to experienced microcomputer system designers. The purpose of this Application Note is to explain these concepts and show how they are used. It is assumed the reader has read Application Note AP-69, An Introduction to the Intel® MCS-51™ Single-Chip Microcomputer Family, publication number 121518, or has been exposed to Intel's single-chip microcomputer product lines.

For detailed information on these parts refer to the Intel MCS-51™ Family User's Manual, publication number 121517. The instruction set, assembly language, and use of the 8051 assembler (ASM51) are further described in the MCS-51™ Macro Assembler User's Guide, publication number 9800937.

### 2. BOOLEAN PROCESSOR OPERATION

The Boolean Processing capabilities of the 8051 are based on concepts which have been around for some time. Digital computer systems of widely varying designs all have four functional elements in common (Figure 2):

Table 1. Features of Intel's Single-chip Microcomputers.

Program Memory	Program Memory	Program Memory	Memory (Int/Max)	Data Memory (Bytes)	Instr. Cycle Time	Input/ Output Pins	Interrupt Sources	Reg. Banks
nemons add	general insti	i). I'ne more	te (Figure 3.s	64 66	10 uSec	arta di sora	r routines. Eve	d division
specify the	8022	byte after th	2K 2K	64	10 µSec	28 25	Igmos gram in	a otato a f
8748	8048	8035	1K 4K	64	2.5 µSec	27	2	2
lirectly.addr	8049 Inst	09 8039	10 2K 4K 4K	128 - 2011	1.36µSec	5dl d 27/ 151	digitas corapt	180 . 1201
ni 8751 oms	Igmi 8051mod	To [80315 25	4K 64K	na 128 milin	1.0 µSec	dermo 32 smir	mts caß (given	and eleme

- a central processor (CPU) with the control, timing, and logic circuits needed to execute stored instructions:
- a memory to store the sequence of instructions making up a program or algorithm;
- data memory to store variables used by the program;
   and
  - some means of communicating with the outside world




Figure 2. Block Diagram for Abstract Digital Computer.

The CPU usually includes one or more accumulators or special registers for computing or storing values during program execution. The instruction set of such a processor generally includes, at a minimum, operation classes to perform arithmetic or logical functions on program variables, move variables from one place to another, cause program execution to jump or conditionally branch based on register or variable states, and instructions to call and return from subroutines. The program and data memory functions sometimes share a single memory space, but this is not always the case. When the address spaces are separated, program and data memory need not even have the same basic word width.

A digital computer's flexibility comes in part from combining simple fast operations to produce more complex (albeit slower) ones, which in turn link together eventually solving the problem at hand. A four-bit CPU executing multiple precision subroutines can, for example, perform 64-bit addition and subtraction. The subroutines could in turn be building blocks for floating-point multiplication and division routines. Eventually, the four-bit CPU can simulate a far more complex "virtual" machine.

In fact, any digital computer with the above four functional elements can (given time) complete any algorithm (though the proverbial room full of chimpanzees at word processors might first re-create Shakespeare's classics and this Application Note)! This fact offers little consolation to product designers who want programs to run as quickly as possible, By definition, a real-time control algorithm *must* proceed quickly enough to meet the preordained speed constraints of other equipment.

One of the factors determining how long it will take a microcomputer to complete a given chore is the number of instructions it must execute. What makes a given computer architecture particularly well-or poorly-suited for a class of problems is how well its instruction set matches the tasks to be performed. The better the "primative" operations correspond to the steps taken by the control algorithm, the lower the number of instructions needed, and the quicker the program will run. All else being equal, a CPU supporting 64-bit arithmetic directly could clearly perform floating-point math faster than a machine bogged-down by multiple-precision subroutines. In the same way, direct support for bit manipulation naturally leads to more efficient programs handling the binary input and output conditions inherent in digital control problems.

### **Processing Elements**

The introduction stated that the 8051's bit-handling capabilities alone would be sufficient to solve some control applications. Let's see how the four basic elements of a digital computer - a CPU with associated registers, program memory, addressable data RAM, and 1 O capability - relate to Boolean variables.

CPU. The 8051 CPU incorporates special logic devoted to executing several bit-wide operations. All told, there are 17 such instructions, all listed in Table 2. Not shown are 94 other (mostly byte-oriented) 8051 instructions.

Program Memory. Bit-processing instructions are fetched from the same program memory as other arithmetic and logical operations. In addition to the instructions of Table 2, several sophisticated program control features like multiple addressing modes, subroutine nesting, and a two-level interrupt structure are useful in structuring Boolean Processor-based programs.

Boolean instructions are one, two, or three bytes long, depending on what function they perform. Those involving only the carry flag have either a single-byte opcode or an opcode followed by a conditional-branch destination byte (Figure 3.a). The more general instructions add a "direct address" byte after the opcode to specify the bit affected, yielding two or three byte encodings (Figure 3.b). Though this format allows potentially 256 directly addressable bit locations, not all of them are implemented in the 8051 family.

Table 2. MCS-51™ Boolean Processing Instruction Subset.

Mnen	nonic	Description	Byte	Сус
SETB	C	Set Carry flag	87 73	1
SETB	bit C	Set direct Bit	2	1
CLR CLR	bit	Clear Carry flag Clear direct bit	1	1
CPI.	C	Complement Carry flag	2	- 1
	bit	Complement direct bit	89 2 13	1 8
MOV	C.bit	Move direct bit to Carry flag	2	1
MOV	bit.C	Move Carry flag to direct bit	2	2
			ad   10	
	C.bit	AND direct bit to Carry flag	2	2 2
ANL	C. bit	AND complement of direct bit t	0 2	2
ORI.	C,bit	OR direct bit to Carry flag	2	2
ORI.	C. bit	OR complement of direct bit to Carry flag	2	2
JC	rel	Jump if Carry is flag is set	ae 2 18	2
JNC	rel	Jump if No Carry flag	2	2 2 2 2 2 2
JB	bit.rel	Jump if direct Bit set	3	2
JNB	bit.rel	Jump if direct Bit Not set	3	2
JBC	bit.rel	Jump if direct Bit is set & Clear b	bit 3	
Addre	ess mo	de abbreviations:		
C -	Carry	flag. A SA SA SA SA		
bit –	128 se	oftware flags, any I O pin, con	trol or s	status
10	bit	90 90 A8 88 90 G8		
rel _	Allco	onditional jumps include an 8-b	it offset	byte.
		e is +127 -128 bytes relative to		
		ollowing instruction.	ac TE	

All mnemonics copyrighted® Intel Corporation 1980

Data Memory. The instructions in Figure 3, b can operate edirectly upon 144 general purpose bits forming the Boolean processor "RAM." These bits can be used as sofware flags or to store program variables. Two operand instructions use the CPU's carry flag ("C") as a special one-bit register; in a sense, the carry is a "Boolean accumulator" for logical operations and data transfers.

*Input/Output*. All 32 I O pins can be addressed as individual inputs, outputs, or both, in any combination. Any pin can be a control strobe output, status (Test) input, or serial I O link implemented via software. An additional 33 individually addressable bits reconfigure, control, and monitor the status of the CPU and all on-chip peripheral functions (timer counters, serial port modes, interrupt logic, and so forth).





Figure 3. Bit Addressing Instruction Formats.

Direct Bit Addressing

The most significant bit of the direct address byte selects one of two groups of bits. Values between 0 and 127 (00H and 7FH) define bits in a block of 32 bytes of on-chip RAM, between RAM addresses 20H and 2FH (Figure 4.a). They are numbered consecutively from the lowest-order byte's lowest-order bit through the highest-order byte's highest-order bit.

Bit addresses between 128 and 255(80H and 0FFH) correspond to bits in a number of special registers, mostly used for 1 O or peripheral control. These positions are numbered with a different scheme than RAM: the five high-order address bits match those of the register's own address, while the three low-order bits identify the bit position within that register (Figure 4.b).



respond that most viscous programs a Figure 4. Bit Address Maps. Inclosed the constraint and sense in a service

Notice the column labeled "Symbol" in Figure 5. Bits with special meanings in the PSW and other registers have corresponding symbolic names. General-purpose (as opposed to carry-specific) instructions may access the carry like any other bit by using the mnemonic CY in place of C. P0. P1. P2, and P3 are the 8051's four I. O ports: secondary functions assigned to each of the eight pins of P3 are shown in Figure 6.

Figure 7, shows the last four bit addressable registers. TCON (Timer Control) and SCON (Serial port Control) control and monitor the corresponding peripherals, while IE (Interrupt Enable) and IP (Interrupt Priority) enable and prioritize the five hardware interrupt sources. Like the reserved hardware register addresses, the five bits not implemented in IE and IP should not be accessed; they can not be used as software flags.




Figure 5. PSW - Program Status Word organization.




Figure 6. P3 - Alternate I/O Functions of Port 3.

(MSB)	)						(LSB)	
TF1 Symbo TF1 TR1 TR0 TR0 (MSB) SM0	TCC TCC TCC TCC SM1	t t t t t t t t t t t t t t t t t t t	Name a Timer 1 Set by t timer/co when in Timer 1 Set/clea timer/co Timer 0 Set by t timer/co when in Timer 0 Set/clea timer/co //Count	Run cared by counter terrup Run cared by cared	ow Flater on overflut processor	bit.  ag.  bit.  yare to f.  ag.  bit.  ware to f.  ag.  bit.  bit.  yare to f.  tatus re	eared turn egister.	IE1 TCON.3 Interrupt 1 Edge flag. Set by hardware when extern interrupt edge detected. Clea when interrupt processed.  IT1 TCON.2 Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.  IE0 TCON.1 Interrupt 0 Edge flag. Set by hardware when extern interrupt edge detected. Clea when interrupt processed.  IT0 TCON.0 Interrupt 0 Type control bit. Set/cleared by softrware to specify falling edge/low level triggered external interrupts.
Symbol SM0		ON.7	Name a Serial p Set/cleanote).	ort Mo	ode co	ntrol b		RB8 SCON.2 Receive Bit 8. Set/cleared by hardware to in cate state of ninth data bit
SM1	SCO	:	Serial p Set/cleanote).	ared b	y softv	vare (s	ee	TI SCON.1 Transmit Interrupt flag. Set by hardware when byte
SM2	SCO	one to	Serial p Set by s tion of s zero. Receive Set/clea enable/	frames frames er Enal ared by	re to de s for whole con y software seria	hich bi	recept 8 is	transmitted. Cleared by softwa after servicing.  RI SCON.0 Receive Interrupt flag. Set by hardware when byte received. Cleared by software at servicing.  Note - the state of (SM0,SM1) select (0,0) - Shift register I/O expansion
TB8	SC	ON.3	Transm Set/clea	nit Bit 8	3.	ware to	deter-	(0,1) - 8 bit UART, variable data (1,0) - 9 bit UART, fixed data ra (1,1) - 9 bit UART, variable data

Figure 7. Peripheral Configuration Registers.




Figure 7. (continued)

Addressable Register Set. There are 20 special function registers in the 8051, but the advantages of bit addressing only relate to the 11 described below. Five potentially bit-addressable register addresses (0C0H, 0C8H, 0D8H, 0E8H, & 0F8H) are being reserved for possible future expansion in microcomputers based on the MCS-51™ architecture. Reading or writing non-existent registers in the 8051 series is pointless, and may cause unpredictable results. Byte-wide logical operations can be used to manipulate bits in all non-bit addressable registers and RAM.

The accumulator and B registers (A and B) are normally involved in byte-wide arithmetic, but their individual bits can also be used as 16 general software flags. Added with the 128 flags in RAM, this gives 144 general purpose variables for bit-intensive programs. The program status word (PSW) in Figure 5 is a collection of flags and machine status bits including the carry flag itself. Byte operations acting on the PSW can therefore affect the carry.

### Instruction Set

Having looked at the bit variables available to the Boolean Processor, we will now look at the four classes of instructions that manipulate these bits. It may be helpful to refer back to Table 2 while reading this section.

State Control. Addressable bits or flags may be set, cleared, or logically complemented in one instruction cycle with the two-byte instructions SETB, CLR, and CPL. (The "B" affixed to SETB distinguishes it from the assembler "SET" directive used for symbol definition.) SETB and CLR are analogous to loading a bit with a constant: 1 or 0. Single byte versions perform the same three operations on the carry.

The MCS-51<sup>TM</sup> assembly language specifies a bit address in any of three ways:

- by a number or expression corresponding to the direct bit address (0-255);
- by the name or address of the register containing the bit, the *dot operator* symbol (a period: "."), and the bit's position in the register (7-0);
- in the case of control and status registers, by the predefined assembler symbols listed in the first columns of Figures 5-7.

Bits may also be given user-defined names with the assembler "BIT" directive and any of the above techniques. For example, bit 5 of the PSW may be cleared by any of the four instructions,

USR_FLG BIT	PSW.5	: User Symbol Definition
ville	hicroral noin	
CLR	0D5H	: Absolute Addressing
		: Use of Dot Operator
CLR	F0	: Pre-Defined Assembler
		Symbol
CLR	USR_FLG	: User-Defined Symbol

Data Transfers. The two-byte MOV instructions can transport any addressable bit to the carry in one cycle, or copy the carry to the bit in two cycles. A bit can be moved between two arbitrary locations via the carry by combining the two instructions. (If necessary, push and pop the PSW to preserve the previous contents of the carry.) These instructions can replace the multi-instruction sequence of Figure 8, a program structure appearing in controller applications whenever flags or outputs are conditionally switched on or off.

Logical Operations. Four instructions perform the logical-AND and logical-OR operations between the carry and another bit, and leave the results in the carry. The instruction mnemonics are ANL and ORL; the absence or presence of a




Figure 8. Bit Transfer Instruction Operation.

slash mark ("'") before the source operand indicates whether to use the positive-logic value or the logical complement of the addressed bit. (The source operand itself is never affected.)

Bit-test Instructions. The conditional jump instructions "JC rel" (Jump on Carry) and "JNC rel" (Jump on Not Carry) test the state of the carry flag, branching if it is a one or zero, respectively. (The letters "rel" denote relative code addressing.) The three-byte instructions "JB bit, rel" and "JNB bit, rel" (Jump on Bit and Jump on Not Bit) test the state of any addressable bit in a similar manner. A fifth instruction combines the Jump on Bit and Clear operations. "JBC bit, rel" conditionally branches to the indicated address, then clears the bit in the same two cycle instruction. This operation is the same as the MCS-48™ "JTF" instructions.

All 8051 conditional jump instructions use program counter-relative addressing, and all execute in two cycles. The last instruction byte encodes a signed displacement ranging from -128 to +127. During execution, the CPU adds this value to the incremented program counter to produce the jump destination. Put another way, a conditional jump to the immediately following instruction would encode 00H in the offset byte.

A section of program or subroutine written using only relative jumps to nearby addresses will have the same machine code independent of the code's location. An assembled routine may be repositioned anywhere in memory, even crossing memory page boundaries, without having to modify the program or recompute destination addresses. To facilitate this flexibility, there is an unconditional "Short Jump" (SJMP) which uses relative addressing as well. Since a pro-

grammer would have quite a chore trying to compute relative offset values from one instruction to another, ASM51 automatically computes the displacement needed given only the destination address or label. An error message will alert the programmer if the destination is "out of range."

(The so-called "Bit Test" instructions implemented on many other microprocessors simply perform the logical-AND operation between a byte variable and a constant mask, and set or clear a zero flag depending on the result. This is essentially equivalent to the 8051 "MOV C.bit" instruction. A second instruction is then needed to conditionally branch based on the state of the zero flag. This does *not* constitute abstract bit-addressing in the MCS-51™ sense. A flag exists only as a field within a register; to reference a bit the programmer must know and specify both the encompassing register and the bit's position therein. This constraint severely limits the flexibility of symbolic bit addressing and reduces the machine's code-efficiency and speed)

Interaction with Other Instructions. The carry flag is also affected by the instructions listed in Table 3. It can be rotated through the accumulator, and altered as a side effect of arithmetic instructions. Refer to the User's Manual for details on how these instructions operate.

### **Simple Instruction Combinations**

By combining general purpose bit operations with certain addressable bits, one can "custom build" several hundred useful instructions. All eight bits of the PSW can be tested directly with conditional jump instructions to monitor (among other things) parity and overflow status. Programmers can take advantage of 128 software flags to keep track of operating modes, resource usage, and so forth.

The Boolean instructions are also the most efficient way to control or reconfigure peripheral and 1 O registers. All 32 I O lines become "test pins," for example, tested by conditional jump instructions. Any output pin can be toggled (complemented) in a single instruction cycle. Setting or clearing the Timer Run flags (TRO and TRI) turn the timercounters on or off; polling the same flags elsewhere lets the program determine if a timer is running. The respective overflow flags (TFO and TFI) can be tested to determine when the desired period or count has elapsed, then cleared in preparation for the next repetition. (For the record, these bits are all part of the TCON register. Figure 7.a. Thanks to symbolic bit addressing, the programmer only needs to remember the mnemonic associated with each function. In other words, don't bother memorizing control word layouts.)

In the MCS-48® family, instructions corresponding to some of the above functions require specific opcodes. Ten different opcodes serve to clear complement the software flags F0 and F1, enable disable each interrupt, and start stop the timer. In the 8051 instruction set, just three opcodes (SETB,

Table 3. Other Instructions Affecting the Carry Flag.

	Description	
ADD A.Rn	Add register to	
71,101		1 1
ADD A,direct	Accumulator Add direct byte to	work at ston
sectated with special	Accumulator	ideon bar s
ADD A.@Ri	Add indirect RAM to	-
ADD A.WKI	Accumulator	1 1
ADD A.#data	Add immediate data to	
ADD A.Huata	Accumulator	2 1
ADDC A.Rn	Add register to	-
ADDC A.KII	Accumulator with Cari	v sans
Cycles uses	flag	noitburisht
ADDC A. direct	Add direct byte to	
	Accumulator with Carr	Fre Capital
inner on	flag	1 10
ADDC A.@Ri	Add indirect RAM to	
	Accumulator with Carr	λ.
	flag Add immediate data to Acc with Carry flag	Fine Testing
ADDC A.#data	Add immediate data to	3/4
	. tee min can't mie	2 1
SUBB A.Rn	Subtract register from	
	Accumulator with	
	borrow	Perioderal Po
SUBB A.direct	Subtract direct byte	211
	from Acc with borrow	2 1
SUBB A.@Ri	Subtract indirect RAM	
	from Acc with borrow	1 1
SUBB A,#data	Subtract immediate dat	la
	from Acc with borrow	bno znidosM
MUL AB	Multiply A & B	1912 4
DIV AB	D' 'I A I D	1 4
DA A	Decimal Adjust	
	Accumulator	1 1
RLC A	Rotate Accumulator	
	Left through the Carry	
	flag	1 8898
RRC A	Rotate Accumulator	nellmintant
	Right through Carry fla	
CJNE A.direct.rel	Compare direct byte to	
	Ace & Jump if Not	
	Equal	3 7
CJNE A,#data,rel	Compare immediate to	399 2
Co.st. A. Guata.ici	Acc & Jump if Not	
	Acc & Jump if Not	Set Software
CJNE Rn.#data,rel	Equal	2 0 4
C.J. VI. Wil. Huata, Tel	Compare immed to	
	register & Jump if Not	, ,
CINE OD: #1	Equal	3 2
CJNE @Ri,#data,re		
	indirect & Jump if Not	
	Equal gove at .8408	end in sei2000
		The Carried Control of the Control of the Carried Control of the Car

All mnemonies copyrighted <sup>©</sup> Intel Corporation 1980

CLR, CPL) with a direct bit address appended perform the same functions. Two test instructions (JB and JNB) can be combined with bit addresses to test the software flags, the 8048 I/O pins T0, T1, and INT, and the eight accumulator bits, replacing 15 more different instructions.

Table 4.a shows how 8051 programs implement software flag and machine control functions associated with special

using awkward sequences of other basic operations. As mentioned earlier, any CPU can solve any problem given enough time.

Quantitatively, the differences between a solution allowed by the 8051 and those required by previous architectures are numerous. What the 8051 Family buys you is a faster, cleaner, lower-cost solution to microcontroller applications.

The opcode space freed by condensing many specific 8048

Table 4.a. Contrasting 8048 and 8051 Bit Control and Testing Instructions.

8048 Instruction Bytes Cycl	8x51 es uSec Instruction Bytes Cycles & uSec
Flag Control CLR C I I CPL F0 I I	2.5 CLR C 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Flag Testing         2         2           JNC offset         2         2           JF0 offset         2         2           JB7 offset         2         2	5.0 JNC rel 2 2 5.0 JB F0,rel 3 2 5.0 JB ACC.7,rel 3 2
Peripheral Polling JT0 offset 2 2 JNI offset 2 2 JTF offset 2 2 2	5.0 JB T0,rel 3 2 5.0 JNB INT0,rel 3 2 5.0 JBC TF0,rel 3 2
Machine and Peripheral Control STRT T I I EN I I I DIS TCNTI I I	2.5 SETB TRO 2 1 2.5 SETB EXO 2 1 2.5 CLR ETO 2 1

Table 4.b. Replacing 8048 instruction sequences with single 8x51 instructions.

8048 Instructions Bytes Cycles uSec	8051 Instructions Bytes Cycles & uSec
Flag Control Set carry: CLR C CPL C = 2 2 5.0	ntrol or reconfigure peripheral and I O registers. All 12 olders become "rest pass," for example, tested in condition in processing instructions of Associated planess. See SEE SEE Co. Section of the sample period of the
Set Software Flag: CLR F0 CPL F0 = 2 5.0	to Timer Run Hage (TR) and Tells of the server state of the server

opcodes in the 8048. In every case the MCS-51<sup>TM</sup> solution requires the same number of machine cycles, and executes 2.5 times faster.

### 3. BOOLEAN PROCESSOR APPLICATIONS

So what? Then what does all this buy you?

Qualitatively, nothing. All the same capabilities could be (and often have been) implemented on other machines

instructions into a few general operations has been used to add new functionality to the MCS-51™ architecture - both for byte and bit operations. 144 software flags replace the 8048's two. These flags (and the carry) may be directly set, not just cleared and complemented, and all can be tested for either state, not just one. Operating mode bits previously inaccessible may be read, tested, or saved. Situations where the 8051 instruction set provides new capabilities are contrasted with 8048 instruction sequences in Table 4.b. Here the 8051 speed advantage ranges from 5x to 15x!

Table 4b. (Continued)

8048 Instructio	ns	benned	Bytes	Cycles	uSec	8x51 Instru	uctions	Bytes	Cycles &	uSec
	utput Pin:						k-ups, and an c			
	PI,#0FBH						P1.2			
IN XRL	A,P1 A,#04H P1,A					inipulat general	of relevations and relation to the a strength of the P1.2 no "or gard		sue of Electrical area included.	
Clear Flag	in RAM: R0,#FLGA A,@R0									
ANL MOV	A,#FLGM. @R0,A	ASK =	6	6	15.0		USER_FLG	2	1	
Flag Testin Jump if Sol	g ftware Flag i \$+4	is 0:								
JMP	offset	=	4	4	10.0	JNB	F0,rel		2	
Jump if Acc CPL JB7	cumulator b A offset	it is 0:								
CPL.	A	\$	4	4	10.0	JNB	ACC.7,rel		3 2	
Peripheral Test if Inpu IN	Polling at Pin is Gro A,PI	unded:	VE BICHT	( ) Sarve	E STYS	Autra Mesa	XX Gris	arre unan	19 TYR HOLLAND	YAC ]
CPL	A				PK 42 W	78.94				
JB3	offset		4	5	12.5	JNB			2	
	rrupt Pin is	High:				S Key Son				
JNI JMP	\$+4 offset			4010411111		JB	INTO,rel		3 2	

Combining Boolean and byte-wide instructions can produce great synergy. An MCS-51™ based application will prove to be:

- simpler to write since the architecture correlates more closely with the problems being solved;
- easier to debug because more individual instructions have no unexpected or undesirable side-effects;
- more byte efficient due to direct bit addressing and program counter relative branching;
- faster running because fewer bytes of instruction need to be fetched and fewer conditional jumps are processed;
- lower cost because of the high level of systemintergration within one component.

These rather unabashed claims of excellence shall not go unsubstantiated. The rest of this chapter examines less trivial tasks simplified by the Boolean processor. The first three compare the 8051 with other microprocessors; the last two go into 8051-based system designs in much greater depth.

### Design Example #1 - Bit Permutation

First off, we'll use the bit-transfer instructions to permute a lengthy pattern of bits.

A steadily increasing number of data communication products use encoding methods to protect the security of sensitive information. By law, interstate financial transactions involving the Federal banking system must be transmitted using the Federal Information Processing Data Encryption Standard (DES).

Basically, the DES combines eight bytes of "plaintext" data (in binary, ASCII, or any other format) with a 56-bit "key", producing a 64-bit encrypted value for transmission. At the receiving end the same algorithm is applied to the incoming data using the same key, reproducing the original eight byte message. The algorithm used for these permutations is fixed; different user-defined keys ensure data privacy.

It is not the purpose of this note to describe the DES in any detail. Suffice it to say that encryption/decryption is a long, iterative process consisting of rotations, exclusive -OR operations, function table look-ups, and an extensive (and quite bizarre) sequence of bit permutation, packing, and unpacking steps. (For further details refer to the June 21, 1979 issue of Electronics magazine.) The bit manipulation steps are included, it is rumored, to impede a general purpose digital supercomputer trying to "break" the code. Any algorithm implementing the DES with previous generation microprocessors would spend virtually all of its time diddling bits.

The bit manipulation performed is typified by the Key Schedule Calculation represented in Figure 9. This step is repeated 16 times for each key used in the course of a transmission. In essence, a seven-byte, 56-bit "Shifted Key Buffer" is transformed into an eight-byte, "Permutation Buffer" without altering the shifted Key. The arrows in Figure 9 indicate a few of the translation steps. Only six bits of each byte of the Permutation Buffer are used; the two high-order bits of each byte are cleared. This means only 48 of the 56 Shifted Key Buffer bits are used in any one iteration.




Figure 9. DES Key Schedule Transformation.




Figure 10.a. Flowchart for Key permutation attempted with a byte processor.

Different microprocessor architectures would best implement this type of permutation in different ways. Most approaches would share the steps of Figure 10.a:

- Initialize the Permutation Buffer to default state (ones or zeroes);
- Isolate the state of a bit of a byte from the Key Buffer.
   Depending on the CPU, this might be accomplished by rotating a word of the Key Buffer through a carry flag or testing a bit in memory or an accumulator against a mask byte;
- Perform a conditional jump based on the carry or zero flag if the Permutation Buffer default state is correct;
- Otherwise reverse the corresponding bit in the permutation buffer with logical operations and mask bytes.

Each step above may require several instructions. The last three steps must be repeated for all 48 bits. Most microprocessors would spend 300 to 3,000 microseconds on each of the 16 iterations.

Notice, though, that this flow chart looks a lot like Figure 8. The Boolean Processor can permute bits by simply moving them from the source to the carry to the destination—a total of two instructions taking four bytes and three microseconds per bit. Assume the Shifted Key Buffer and Permutation Buffer both reside in bit-addressable RAM, with the bits of the former assigned symbolic names SKB\_1, SKB\_2, ... SKB\_56, and that the bytes of the latter are named PB\_1, ... PB\_8. Then working from Figure 9, the software for the permutation algorithm would be that of Example 1.a. The total routine length would be 192 bytes, requiring 144 microseconds.

The algorithm of Figure 10.b is just slightly more efficient in this time-critical application and illustrates the synergy of an integrated byte and bit processor. The bits needed for each byte of the Permutation Buffer are assimilated by loading each bit into the carry (1 usec.) and shifting it into the accumulator (1 usec.). Each byte is stored in RAM when completed. Forty-eight bits thus need a total of 112 instructions, some of which are listed in Example 1.b.




Figure 10.b. DES Key Permutation with Boolean Processor.

Worst-case execution time would be 112 microseconds, since each instruction takes a single cycle. Routine length would also decrease, to 168 bytes. (Actually, in the context of the complete encryption algorithm, each permuted byte would be processed as soon as it is assimilated—saving memory and cutting execution time by another 8 usec.)

a.) "Brute For	ce" technique.
MOV	C,SKB_I
MOV	PB_1.1,C
MOV	C,SKB_2
MOV	PB_4.0,C
MOV	C.SKB_3
MOV	PB_2.5,C
MOV	C.SKB_4
MOV	PB_1.0,C
	and the same of th
MOV	
MOV	PB_5.0,C
MOV	C,SKB_56
MOV	PB_7.2,C
o.) Using Accu	imulator to Collect Bits.
CLR	A
MOV	C.SKB_14
RLC	A
MOV	C.SKB_17
RLC	.) Using one Single-chip Migraco
MOV	C,SKB_11
RLC	A -
MOV	C,SKB_24
RLC	A
MOV	C.SKB_1
RLC	esign Example #2 - So Awer
MOV	C.SKB_5
	denis is to write a program si Aulati
	PB_I,A nonsoling A significant
	ough doing this with the 2021 Family
HAU Bulle to	noot point (given that the bardware f
MOV	Word C,SKB_29
RLC	d maintains a product line to Arion
MOV	C,SKB_32
RLC	it turns out, the 8051 marrockuput
MOV	PB_8,A or sive stab leaves himan

To date, most banking terminals and other systems using the DES have needed special boards or peripheral controller chips just for the encryption decryption process, and still more hardware to form a serial bit stream for transmission (Figure 11.a). An 8051 solution could pack most of the entire system onto the one chip (Figure 11.b). The whole DES algorithm would require less than one-

fourth of the on-chip program memory, with the remaining bytes free for operating the banking terminal (or whatever) itself.

Moreover, since transmission and reception of data is performed through the on-board UART, the unencrypted data (plaintext) never even exists outside the microcomputer! Naturally, this would afford a high degree of security from data interception.




Figure 11. Secure Banking Terminal Block Diagram.

### Design Example #2 - Software Serial I/O

An exercise often imposed on beginning microcomputer students is to write a program simulating a UART. (See, for example, Application Notes AP24, AP29, and AP49.) Though doing this with the 8051 Family may appear to be a moot point (given that the hardware for a full UART is on-chip), it is still instructive to see how it would be done, and maintains a product line tradition.

As it turns out, the 8051 microcomputers can receive or transmit serial data via software very efficiently using the Boolean instruction set. Since any I O pin may be a serial input or output, several serial links could be maintained at once.

Figures 12.a and 12.b show algorithms for receiving or transmitting a byte of data. (Another section of program would invoke this algorithm eight times, synchronizing it with a start bit, clock signal, software delay, or timer

interrupt.) Data is received by testing an input pin, setting the carry to the same state, shifting the carry into a data buffer, and saving the partial frame in internal RAM. Data is transmitted by shifting an output buffer through the carry, and generating each bit on an output pin.




Figure 12. Serial I/O Algorithms.

A side-by-side comparison of the software for this common "bit-banging" application with three different microprocessor architectures is shown in Table 5.a and 5.b. The 8051 solution is more efficient than the others on every count!

Table 5. Serial I/O Programs for Various Microprocessors.

a.) Input Routine.		
8085	8048	8051
IN SERPORT		MOV C,SERPIN
ANI MASK	CLR C	
JZ LO	JNTO LO	
CMC	CPI. C	
LO: AXI HLSERBUF	MOV RO,#SERBUF	
MOV A,M	MOV A,@R0	MOV A,SERBUF
RR	RRC A	RRC A
MOV M.A	MOV @R0,A	MOV SERBUF,A
	please of this function	
RESULTS:		
8 INSTRUCTIONS	7 INSTRUCTIONS	4 INSTRUCTIONS
14 BYTES	9 BYTES	7 BYTES
56 STATES	9 CYCLES Show y bus stellow	4 ( ) (   F )
19 uSEC.	22.5 uSEC. bits sill in august 3	4 uSEC.
		the written to an entired pu
b.) Output Routine.		e implementations follow t
8085	8048	8051
LXI HLSERBUE		
MOV A.M		
RR		RRC A
MOV M.A	MOV @R0.A	MOV SERBUF.A
IN SERPORT	MOV @RO,A	MOV SERBULA
JC HI	quarions of this type IH OL	
LO: ANI NOT MASK	ANL SERPRT,#NOT MASK	MOV SERPIN C
JMP CNT	ANL SERPRT,#NOT MASK  JMP CNT	ps. So for the just implement
HI: ORI MASK HI:	ORI SERPRT#MASK	
CNT: OUT SERPORT CNT	h instruction subset	
C. T.	solutions, MCS-51**	
RESULTS:		
	8 INSTRUCTIONS ROTE CLAO	
10 INSTRUCTIONS	13 BYTES	7 BYTES VOM and
20 BYTES		
	11 CYCLES 27.5 uSEC.	5 CYCLES 5 USEC.

# Design Example #3 - Combinatorial Logic Equations

Next we'll look at some simple uses for bit-test instructions and logical operations. (This example is also presented in Application Note AP-69.)


Virtually all hardware designers have solved complex functions using combinatorial logic. While the hardware involved may vary from relay logic, vacuum tubes, or TTL or to more esoteric technologies like fluidics, in each case the goal is the same: to solve a problem represented by a logical function of several Boolean variables.

Figure 13 shows TTL and relay logic diagrams for a function of the six variables U through Z. Each is a solution of the equation.

sequences of 
$$\overline{Z}$$
 would be variable as  $\overline{Z}$  would be equally convoluted (e.g.,  $\overline{Z}$ ).

Equations of this sort might be reduced using Karnaugh Maps or algebraic techniques, but that is not the purpose of this example. As the logic complexity increases, so does the difficulty of the reduction process. Even a minor change to the function equations as the design evolves would require tedious re-reduction from scratch.

Figure 13. Hardware Implementations of Boolean functions.



### a.) Using TTL:


For the sake of comparison we will implement this function three ways, restricting the software to three proper subsets of the MCS-51™ instruction set. We will also assume that U and V are input pins from different input ports. W and X are status bits for two peripheral controllers, and Y and Z are software flags set up earlier in the program. The end result must be written to an output pin on some third port. The first two implementations follow the flow-chart shown in Figure 14. Program flow would embark on a route down a test-and-branch tree and leaves either the "True" or "Not True" exit ASAP— as soon as the proper result has been determined. These exits then rewrite the output port with the result bit respectively one or zero.

Other digital computers must solve equations of this type with standard word-wide logical instructions and conditional jumps. So for the first implementation, we won't use any generalized bit-addressing instructions. As we shall soon see, being constrained to such an instruction subset produces somewhat sloppy software solutions. MCS-51<sup>TM</sup> mnemonics are used in Example 2.a; other machines might further cloud the situation by requiring operation-specific mnemonics like INPUT, OUTPUT, LOAD, STORE, etc., instead of the MOV mnemonic used for all variable transfers in the 8051 instruction set.

The code which results is cumbersome and error prone. It would be difficult to prove whether the software worked for all input combinations in programs of this sort. Furthermore, execution time will vary widely with input data.

Thanks to the direct bit-test operations, a single instruction can replace each move mask conditional jump sequence in Example 2.a, but the algorithm would be equally convoluted (see Example 2.B). To lessen the confusion "a bit" each input variable is assigned a symbolic name.

A more elegant and efficient implementation (Example 2.c) strings together the Boolean ANL and ORL functions to generate the output function with straight-line code.



b.) Using Relay Logic:




Figure 14. Flow chart for tree-branching algorithm.

When finished, the carry flag contains the result, which is simply copied out to the destination pin. No flow chart is needed—code can be written directly from the logic diagrams in Figure 14. The result is simplicity itself: fast, flexible, reliable, easy to design, and easy to debug.

An 8051 program can simulate an N-input AND or OR gate with at most N+1 lines of source program—one for each input and one line to store the results. To simulate NAND and NOR gates, complement the carry after computing the function. When some inputs to the gate have "inversion bubbles," perform the ANL or ORL operation on inverted operands. When the first input is inverted, either load the operand into the carry and then complement it, or use DeMorgan's Theorem to convert the gate to a different form.

Example 2. Software Solutions to Logic Function of Figure 13.

a.) Using only byte-wide logical instructions.

BFUNCI SOLVE RANDOM LOGIC FUNCTION
OF 6 VARIABLES BY LOADING AND
MASKING THE APPROPRIATE BITS
IN THE ACCUMULATOR, THEN
EXECUTING CONDITIONAL JUMPS
BASED ON ZERO CONDITION.
(APPROACH USED BY BYTEORIENTED ARCHITECTURES.)
BYTE AND MASK VALUES
CORRESPOND TO RESPECTIVE BYTE
ADDRESS AND BIT POSITIONS.

OUTBUF - DATA 22H : OUTPUT PIN STATE MAP

TESTV: MOV A,P2

ANI. A,#00000100B IN7 TESTU MOV A.TCON ANL A,#00100000B JZ TESTX TESTU: MOV A,PI ANI. A,#00000010B JNZ SETO TESTX: MOV A,TCON ANL A,#00001000B JZ TESTZ MOV A,20H ANL. A,#00000001B JZ SETO TESTZ: MOV A.21H ANL A,#00000010B JZ SETQ

CLRQ: MOV A.OUTBUF
ANI. A.#1110111B
JMP OUTQ
SETQ: MOV A.OUTBUF
ORI. A.#00001000B
OUTQ: MOV OUTBUF,A
MOV P3,A

b.) Using only bit-test instructions.

BFUNC2 SOLVE A RANDOM LOGIC FUNCTION
OF 6 VARIABLES BY DIRECTLY
POLLING EACH BIT.
(APPROACH USING MCS-51 UNIQUE
BIT-TEST INSTRUCTION CAPABILITY.)
SYMBOLS USED IN LOGIC DIAGRAM
ASSIGNED TO CORRESPONDING 8x51
BIT ADDRESSES.

U BIT P1.1

V BIT P2.2

W BIT TF0

X BIT IE1

Y BIT 20H.0

Z BIT 21H.1

Q BIT P3.3

TEST\_V: JB V.TEST\_U
JNB W.TEST\_X
TEST\_U: JB U.SET\_Q
TEST\_X: JNB X.TEST\_Z
JNB Y.SET\_Q
TEST\_Z: JNB Z.SET\_Q
CLR\_Q: CLR Q
JMP NXTTST
SET\_Q: SETB Q

NXTTST: (CONTINUATION OF PROGRAM)

:FUNC3 SOLVE A RANDOM LOGIC FUNCTION
: OF 6 VARIABLES USING
: THE STRAIGHT-LINE LOGICAL
INSTRUCTIONS ON MCS-51 BOOLEAN
VARIABLES.

c.) Using logical operations on Boolean variables.

MOV C.V
ORL C.W :OUTPUT OF OR GATE
ANL C.U :OUPUT OF TOP AND GATE
MOV FO.C :SAVE INTERMEDIATE STATE
MOV C.X
ANL C. Y :OUTPUT OF BOTTOM AND GATE
ORL C.FO :INCLUDE VALUE SAVED ABOVE
ORL C. Z :INCLUDE LAST INPUT VARIABLE

MOV Q.C :OUTPUT COMPUTED RESULT

01489A-19

An upper-limit can be placed on the complexity of software to simulate a large number of gates by summing the total number of inputs and outputs. The actual total should be somewhat shorter, since calculations can be "chained," as shown above. The output of one gate is often the first input to another, bypassing the intermediate variable to eliminate two lines of source.

### Design Example #4 - Automotive Dashboard Functions

Now let's apply these techniques to designing the software for a complete controller system. This application is patterned after a familiar real-world application which isn't nearly as trivial as it might first appear; automobile turn signals.

Imagine the three position turn lever on the steering column as a single-pole, triple-throw toggle switch. In its central position all contacts are open. In the up or down positions contacts close causing corresponding lights in the rear of the car to blink. So far very simple.

Two more turn signals blink in the front of the car, and two others in the dashboard. All six bulbs flash when an emergency switch is closed. A thermo-mechanical relay (accessible under the dashboard in case it wears out) causes the blinking.

Applying the brake pedal turns the tail light filaments on constantly... unless a turn is in progress, in which case the blinking tail light is not affected. (Of course, the front turn signals and dashboard indicators are not affected by the brake pedal.) Table 6 summarizes these operating modes.

But we're not done yet. Each of the exterior turn signal (but not the dashboard) bulbs has a second, somewhat dimmer filament for the parking lights. Figure 15 shows TTL circuitry which could control all six bulbs. The signals labeled "High Freq." and "Low Freq." represent two square-wave inputs. Basically, when one of the turn switches is closed or the emergency switch is activated the low frequency signal (about 1 Hz) is gated through to the appropriate dashboard indicator(s) and turn signal(s). The rear signals are also activated when the brake pedal is depressed provided a turn is not being made in the same direction. When the parking light switch is closed the higher frequency oscillator is gated to each front and rear turn signal, sustaining a low-intensity background level. (This is to eliminate the need for additional parking light filaments.)




Figure 15. TTL logic implementation of automotive turn signals.

Table 6. Truth table for turn-signal operation.

07	IN	PUT SIGNA	LS	OUTPUT SIGNALS				
BRAKE	EMERG. SWITCH	LEFT RIGHT TURN TURN SWITCH SWITCH		RN TURN FRONT		LEFT REAR	RIGHT	
0	- 0	0	0	OFF	OFF	OFF	OFF	
0	0	0	1	OFF	BLINK	OFF	BLINK	
0	0	1	0	BLINK	OFF	BLINK	OFF	
0 14	LNOTOK	0	0	BLINK	BLINK	BLINK	BLINK	
TAOOK	OF 10P#	0	0.31	BLINK	BLINK	BLINK	BLINK	
TROLAN	23128 212	1 de	0	BLINK	BLINK	BLINK	BLINK	
1	0	0	× 0 90	OFF	OFF	ON	ON	
er alance	0	0	4 1 4	OFF	BLINK	ON	BLINK	
	0	1	0	BLINK	OFF	BLINK	ON	
1		0	0	BLINK	BLINK	ON	ON	
11111	in the first of	0	1	BLINK	BLINK	ON	BLINK	
SED RES	THOMP	191100	0 /6	BLINK	BLINK	BLINK	ON	

In most cars, the switching logic to generate these functions requires a number of multiple-throw contacts. As many as 18 conductors thread the steering column of some automobiles solely for turn-signal and emergency blinker functions. (The author discovered this recently to his astonishment and dismay when replacing the whole assembly because of one burned contact.)


A multiple-conductor wiring harness runs to each corner of the car, behind the dash, up the steering column, and down to the blinker relay below. Connectors at each termination for each filament lead to extra cost and labor during construction, lower reliability and safety, and more costly repairs. And considering the system's present complexity, increasing its reliability or detecting failures would be quite difficult.

There are two reasons for going into such painful detail describing this example. First, to show that the messiest part of many system designs is determining what the controller should do. Writing the software to solve these functions will be comparatively easy. Secondly, to show the many potential failure points in the system. Later we'll see how the peripheral functions and intelligence built into a microcomputer (with a little creativity) can greatly reduce external interconnections and mechanical part count

### The Single-chip Solution

The circuit shown in Figure 16 indicates five input pins to the five input variables—left-turn select, right-turn select, brake pedal down, emergency switch on, and parking lights on. Six output pins turn on the front, rear, and dashboard indicators for each side. The microcomputer implements all logical functions through software, which periodically updates the output signals as time elapses and input conditions change.

Figure 16. Microcomputer Turn-signal Connections.



Design Example #3 demonstrated that symbolic addressing with user-defined bit names makes code and documentation easier to write and maintain. Accordingly, we'll assign these I O pins names for use throughout the program. (The format of this example will differ somewhat from the others. Segments of the overall program will be presented in sequence as each is described.)

# INPUT PIN DECLARATIONS: (ALL INPUTS ARE POSITIVE-TRUE LOGIC)

BRAKE BIT PLO : BRAKE PEDAL DEPRESSED
EMERG BIT PLI : EMERGENCY BLINKER
ACTIVATED

PARK BIT PL2 : PARKING LIGHTS ON
L\_TURN BIT PL3 : TURN LEVER DOWN
R\_TURN BIT PL4 : TURN LEVER UP

### OUTPUT PIN DECLARATIONS:

I\_FRNT BIT P1.5 : FRONT LEFT-TURN INDICATOR
R\_FRNT BIT P1.6 : FRONT RIGHT-TURN INDICATOR
I\_DASH BIT P1.7 : DASHBOARD LEFT-TURN INDICATOR
R\_DASH BIT P2.0 : DASHBOARD RIGHT-TURN INDICATOR
I\_REAR BIT P2.1 : REAR LEFT-TURN INDICATOR
R\_REAR BIT P2.2 : REAR RIGHT-TURN INDICATOR

Another key advantage of symbolic addressing will appear further on in the design cycle. The locations of cable connectors, signal conditioning circuitry, voltage regulators, heat sinks, and the like all affect P.C. board layout. It's quite likely that the somewhat arbitrary pin assignment defined early in the software design cycle will prove to be less than optimum; rearranging the I O pin assignment could well allow a more compact module, or eliminate costly jumpers on a single-sided board. (These considerations apply especially to automotive and other cost-sensitive applications needing single-chip controllers.) Since other architectures mask bytes or use "clever" algorithms to isolate bits by rotating them into the carry, re-routing an input signal (from bit 1 of port 1. for example, to bit 4 of port 3) could require extensive modifications throughout the software.

The Boolean Processor's direct bit addressing makes such changes absolutely trivial. The number of the port containing the pin is irrelevent, and masks and complex program structures are not needed. Only the initial Boolean varia-

: INTERRUPT RATE SUBDIVIDER
SUB\_DIV DATA 20H
: HIGH-FREQUENCY OSCILLATOR BIT
HLFREQ BIT SUB\_DIV.0
: LOW-FREQUENCY OSCILLATOR BIT
LO\_FREQ BIT SUB\_DIV.7

JMP ORG 0000H

ORG 100H

; PUT TIMER 0 IN MODE I INIT: MOV TMOD,#00000001B

: INITIALIZE TIMER REGISTERS

MOV TL0,#0 MOV TH0,#-16

SUBDIVIDE INTERRUPT RATE BY 244

MOV SUB\_DIV,#244

; ENABLE TIMER INTERRUPTS SETB ET0

GLOBALLY ENABLE ALL INTERRUPTS

SETB EA ; START TIMER

SETB TRO

: (CONTINUE WITH BACKGROUND PROGRAM)

: PUT TIMER 0 IN MODE 1 : INITIALIZE TIMER REGISTERS

: SUBDIVIDE INTERRUPT RATE BY 244 A DAMES : ENABLE TIMER INTERRUPTS : GLOBALLY ENABLE ALL INTERRUPTS

: START TIMER

ble declarations need to be changed; ASM51 automatically adjusts all addresses and symbolic references to the reassigned variables. The user is assured that no additional debugging or software verification will be required.

Timer 0 (one of the two on-chip timer counters) replaces the thermo-mechanical blinker relay in the dashboard controller. During system initialization it is configured as a timer in mode 1 by setting the least significant bit of the timer mode register (TMOD). In this configuration the low-order byte (TL0) is incremented every machine cycle, overflowing and incrementing the high-order byte (TH0) every 256 µSec. Timer interrupt 0 is enabled so that a hardware interrupt will occur each time TH0 overflows. (For details of the numerous timer operating modes see the MCS-51™ User's Manual.)

An eight-bit variable in the bit-addressable RAM array will be needed to further subdivide the interrupts via software. The lowest-order bit of this counter toggles very

fast to modulate the parking lights; bit 7 will be "tuned" to approximately 1 Hz for the turn- and emergency-indicator blinking rate.

Loading TH0 with -16 will cause an interrupt after 4.096 msec. The interrupt service routine reloads the high-order byte of timer 0 for the next interval, saves the CPU-registers likely to be affected on the stack, and then decrements SUB\_DIV. Loading SUB\_DIV. with 244 initially and each time it decrements to zero will produce a 0.999 second period for the highest-order bit.

ORG 000BH : TIMER 0 SERVICE VECTOR

MOV TH0,#-16

PUSH PSW

PUSH ACC

PUSH B

DJNZ SUB\_DIV.T0SERV

MOV SUB\_DIV.#244

The code to sample inputs, perform calculations, and update outputs—the real "meat" of the signal controller algorithm—may be performed either as part of the interrupt service routine or as part of a background program loop. The only concern is that it must be executed at least several dozen times per second to prevent parking light flickering. We will assume the former case, and insert the code into the timer 0 service routine.

First, notice from the logic diagram (Figure 15) that the subterm (PARK · H\_FREQ), asserted when the parking lights are to be on dimly, figures into four of the six output functions. Accordingly, we will first compute that term and save it in a temporary location named "DIM". The PSW contains two general purpose flags: F0, which corresponds to the 8048 flag of the same name, and PSW.1. Since The PSW has been saved and will be restored to its previous state after servicing the interrupt, we can use either bit for temporary storage.

-		and the same a	mark and common markets the decision
	DIM	BIT	PSW.1 ; DECLARE TEMP.
			STORAGE FLAG
	T		
	MOV	C.PARK	: GATE PARKING
			LIGHT SWITCH
	ANI.	HI_FREQ	: WITH HIGH
			FREQUENCY
			SIGNAL.
	MOV	DIM.C ·	: AND SAVE IN
			TEMP. VARIABLE.

This simple three-line section of code illustrates a remarkable point. The software indicates in very abstract terms exactly what function is being performed, independent of

the hardware configuration. The fact that these three bits include an input pin, a bit within a program variable, and a software flag in the PSW is totally invisible to the programmer.

Now generate and output the dashboard left turn signal.

MOV C.L_TURN	: SET CARRY IF TURN
ORL -C.EMERG	: OR EMERGENCY
ANI. C.LO_FREQ	SELECTED, GATE IN LHZ
	SIGNAL.
MOV I_DASH.C	: AND OUTPUT TO DASHBOARD.

To generate the left front turn signal we only need to add the parking light function in F0. But notice that the function in the carry will also be needed for the rear signal. We can save effort later by saving its current state in F0.

:		
MOV	F0,C	: SAVE FUNCTION
		SO FAR.
ORI.	C,DIM	: ADD IN PARKING
		LIGHT FUNCTION
	L_FRNT.C	: AND OUTPUT TO
		TURN SIGNAL.

Finally, the rear left turn signal should also be on when the brake pedal is depressed, provided a left turn is not in progress.

MOV	C.BRAKE	GATE BRAKE
		PEDAL SWITCH
ANL	C. L_TURN	: WITH TURN
		LEVER.
ORI.	C,F0	A CALUDE TEMP.
		VARIABLE FROM
		DASH The make of the
ORI.	C.DIM	: AND PARKING
		LIGHT FUNCTION
		: AND OUTPUT TO
		TURN SIGNAL

Now we have to go through a similar sequence for the right-hand equivalents to all the left-turn lights. This also gives us a chance to see how the code segments above look when combined.

		; SET CARRY IF
		TURN mamight slegger
ORI.	C.EMERG	: OR EMERGENCY
		SELECTED.
ANL	C.I.O_FREQ	: IF SO. GATE IN 1
		H7 SIGNAL

MOV	R_DASH,C		; AND OUTPUT TO
			DASHBOARD.
MOV	F0,C	2715	: SAVE FUNCTION
			SO FAR.
ORI.	C.DIM		: ADD IN PARKING
			LIGHT FUNCTION
MOV	R_FRNT.C		: AND OUTPUT TO
			TURN SIGNAL.
MOV	C,BRAKE		GATE BRAKE
			PEDAL SWITCH
ANI.	C. R_TURN		; WITH TURN
			LEVER.
ORI.	C,F0		; INCLUDE TEMP.
			VARIABI.E FROM
			DASH
			: AND PARKING
			LIGHT FUNCTION
			: AND OUTPUT TO
			TURN SIGNAL.

(The perceptive reader may notice that simply rearranging the steps could eliminate one instruction from each sequence.)

Now that all six bulbs are in the proper states, we can return from the interrupt routine, and the program is finished. This code essentially needs to reverse the status saving steps at the beginning of the interrupt.

POP	В	RESTORE CPU
POP RETI		The software for this technique uses if map" corresponding to the different. The process monitorilates these his inst

Program Refinements: The luminescence of an incandescent light bulb filament is generally non-linear; the 50% duty cycle of HLFRFQ may not produce the desired intensity. If the application requires, duty cycles of 25%, 75%, etc. are easily achieved by ANDing and ORing in additional low-order bits of SUB\_DIV. For example, 30 Hz signals of seven different duty cycles could be produced by considering bits 2 0 as shown in Table 7. The only software change required would be to the code which sets-up variable DIM:

MOV	C.SUB_DIV.I	START WITH 50
	ATOR	PERCENT
ANL	C.SUB_DIV.0	: MASK DOWN TO 25
	ACTOR	PERCENT
ORI.	C.SUB_DIV.2	: AND BUILD BACK TO
		62 PERCENT
MOV	DIM.C	DUTY CYCLE FOR
		PARKING LIGHTS.

01489A-23

Table 7. Non-trivial Duty Cycles. Table 1. not suggested to the state of the state

			SUB_D	IV BI	TS			VON-		DU	TY CYC	ES		
7	, (	6	5 4	3	2	1	0	12.5%	25.0%	37.5%	50.0%	62.5%	75.0%	87.5%
1)	CINE	00	XOX	X	0	0	AH(0)	OFF	OFF	OFF	OFF	OFF	OFF	OFF
10	(ITO)		IXHOX	X	0	0	- 1	OFF	OFF	OFF	OFF	OFF	OFF	ON
)		OT	XXX	X	0	3.112	0	OFF	OFF	OFF	OFF	OFF	ON	ON
)	CIA	(0)	XXX	X	0	1	1	OFF	OFF	OFF	OFF	ON	O.N	ON
>	( )	( 5	XX	X	1	0	900	OFF	OFF	OFF	ON	O.N	O.N	ON
>	COL	(1)	XXX	X	1	0	1	OFF	OFF	ON	ON	O.N	ON	ON
,	( )	OR	XX	X	12	HIT.	200	OFF	ON	O.N	ON	ON	ON	ON
>	( )	(	XX	X	. 1	1	1	ON	ON	ON	ON	ON	ON	ON

Interconnections increase cost and decrease reliability. The simple buffered pin-per-function circuit in Figure 16 is insufficient when many outputs require higher-than-TTL drive levels. A lower-cost solution uses the 8051 serial port in the shift-register mode to augment 1 O. In mode 0, writing a byte to the serial port data buffer (SBUF) causes the data to be output sequentially through the "RXD" pin while a burst of eight clock pulses is generated on the "TXD" pin. A shift register connected to these pins (Figure 17) will load the data byte as it is shifted out. A number of special peripheral driver circuits combining shift-register inputs with high drive level outputs have been introduced recently. The same and most analysis

Cascading multiple shift registers end-to-end will expand the number of outputs even further. The data rate in the I O expansion mode is one megabaud, or 8 usec. per byte. This is the mode which the serial port defaults to following a reset, so no initialization is required.

The software for this technique uses the B register as a "map" corresponding to the different output functions. The program manipulates these bits instead of the output pins. After all functions have been calculated the B register is shifted by the serial port to the shift-register driver. (While some outputs may glitch as data is shifted through them, at 1 Megabaud most people wouldn't notice. Some shift registers provide an "enable" bit to hold the output states while new data is being shifted in.)

This is where the earlier decision to address bits symbolically throughout the program is going to pay off. This major I O restructuring is nearly as simple to implement as rearranging the input pins. Again, only the bit declarations need to be changed.

I\_FRNT\_BIT\_B.0 ; FRONT LEFT-TURN

INDICATOR

R\_FRNT\_BIT\_B.1 : FRONT RIGHT-TURN INDICATOR

L\_DASH\_BIT\_B.2 : DASHBOARD LEFT-TURN

INDICATOR

R\_DASH\_BIT\_B.3 : DASHBOARD RIGHT-TURN \* INDICATOR




Figure 17. Output expansion using serial port.

I\_REAR BIT B.4 ; REAR LEFT-TURN

: INDICATOR

R\_REAR BIT B.5 : REAR RIGHT-TURN

: INDICATOR

The original program to compute the functions need not change. After computing the output variables, the control map is transmitted to the buffered shift register through the serial port:

### MOV SBUF, B : LOAD BUFFER AND TRANSMIT

The Boolean Processor solution holds a number of advantages over older methods. Fewer switches are required. Each is simpler, requiring fewer poles and lower current contacts. The flasher relay is eliminated entirely. Only six filaments are driven, rather than 10. The wiring harness is therefore simpler and less expensive—one conductor for each of the six lamps and each of the five sensor switches. The fewer conductors use far fewer connectors. The whole system is more reliable.

And since the system is much simpler it would be feasible to implement redundancy and or fault detection on the four main turn indicators. Each could still be a standard double filament bulb, but with the filaments driven in parallel to tolerate single-element failures.

Even with redundancy, the lights will eventually fail. To handle this inescapable fact current or voltage sensing circuits on each main drive wire can verify that each bulb and its high-current driver is functioning properly. Figure 18 shows one such circuit.




Figure 18. od vam snibsof tuga

Assume all of the lights are turned on except one; i.e., all but one of the collectors are grounded. For the bulb which is turned off, if there is continuity from +12 V through the bulb base and filament, the control wire, all connectors, and the P.C. board traces, and if the transistor is indeed not shorted to ground, then the collector will be pulled to +12 V. This turns on the base of Q8 through the corresponding resistor, and grounds the input pin, verifying that the bulb circuit is operational. The continuity of each circuit can be checked by software in this way.

Now turn all the bulbs on, grounding all the collectors. Q7 should be turned off, and the Test pin should be high. However, a control wire shorted to +12 V or an opencircuited drive transistor would leave one of the collectors at the higher voltage even now. This too would turn on Q7, indicating a different type of failure. Software could perform these checks once per second by executing the routine every time the software counter SUB\_DIV is reloaded by the interrupt routine.

DJNZ SUB_DIV,T0SER	Vw shoot 111 rewren-wet (i
MOV SUB_DIV,#244	: RELOAD COUNTER
ORI. PI,#11100000B	: SET CONTROL
	OUTPUTS HIGH
ORI. P2,#00000111B	
CLR LEFRNT	FLOAT DRIVE
	COLLECTOR AS an
JB TO, FAULT	TO SHOULD BE
	PULLED LOW
SETB L_FRNT	: PULL COLLECTOR
	BACK DOWN

CLR L\_DASH JB - CTO, FAULT lengular sidement agong kelo SETB L\_DASH CLR L\_REAR T0,FAULT SETB L\_REAR (months) & CLR R\_FRNT JB TO,FAULT proposited a service sound SETB R\_FRNT and the state of th JB T0,FAULT SETB R\_DASH CLR R\_REAR DB on TO, FAUL Tomorousin 1208 as sepido mor SETB R\_REAR : WITH ALL COLLECTORS GROUNDED, TO SHOULD BE HIGH : IF SO, CONTINUE WITH INTERRUPT ROUTINE JB TO.TOSERV FAULT: ; ELECTRICAL FAILURE :PROCESSING ROUTINE CLEFT TO READER'S : IMAGINATION) TOSERV:

: CONTINUE WITH :INTERRUPT PROCESSING

The complete assembled program listing is printed in Appendix A. The resulting code consists of 67 program statements, not counting declarations and comments. which assemble into 150 bytes of object code. Each pass through the service routine requires (coincidently) 67 usec. plus 32 usec once per second for the electrical test. If executed every 4 msec as suggested this software would typically reduce the throughput of the background program by less than 2%.

Once a microcomputer has been designed into a system, new features suddenly become virtually free. Software could make the emergency blinkers flash alternately or at a rate faster than the turn signals. Turn signals could override the emergency blinkers. Adding more bulbs would allow multiple tail light sequencing and syncopation - true flash factor, so to speak.

### Design Example #5 - Complex Control **Functions**

Finally, we'll mix byte and bit operations to extend the use of 8051 into extremely complex applications.

Programmers can arbitrarily assign I O pins to input and output functions only if the total does not exceed 32, which is insufficient for applications with a very large number of input variables. One way to expand the number of inputs is with a technique similar to multiplexedkeyboard scanning.

Figure 19 shows a block diagram for a moderately complex programmable industrial controller with the following characteristics:

- 64 input variable sensors;
- 12 output signals;
- Combinational and sequential logic computations;
- Remote operation with communications to a host processor via a high-speed full-duplex serial link:
- Two prioritized external interrupts;
- Internal real-time and time-of-day clocks.

While many microprocessors could be programmed to provide these capabilities with assorted peripheral support chips, an 8051 microcomputer needs **no** other integrated circuits!

The 64 input sensors are logically arranged as an 8x8 matrix. The pins of Port I sequentially enable each column of the sensor matrix: as each is enabled Port 0 reads in the state of each sensor in that column. An eight-byte block in bit-addressable RAM remembers the data as it is read in so that after each complete scan cycle there is an internal map of the current state of all sensors. Logic functions can then directly address the elements of the bit map.

The computer's serial port is configured as a nine-bit UART, transferring data at 17,000 bytes-per-second. The ninth bit may distinguish between address and data bytes.




Figure 19. Block diagram of 64-input machine controller.

The 8051 serial port can be configured to detect bytes with the address bit set, automatically ignoring all others. Pins INTO and INT1 are interrupts configured respectively as high-priority, falling-edge triggered and low-priority, low-level triggered. The remaining 12 1 O pins output TTL-level control signals to 12 actuators.

There are several ways to implement the sensor matrix circuitry, all logically similar. Figure 20.a shows one possibility. Each of the 64 sensors consists of a pair of simple switch contacts in series with a diode to permit multiple contact closures throughout the matrix.

The scan lines from Port 1 provide eight un-encoded active-high scan signals for enabling columns of the matrix. The return lines on rows where a contact is closed are pulled high and read as logic ones. Open return lines are pulled to ground by one of the 40 kohm resistors and are read as zeroes. (The resistor values must be chosen to ensure all return lines are pulled above the 2.0 V logic threshold, even in the worst-case, where all contacts in an enabled column are closed.) Since P0 is provided open-collector outputs and high-impedance MOS inputs its input loading may be considered negligible.

The circuits in Figures 20.b – 20.d are variations on this theme. When input signals must be electrically isolated from the computer circuitry as in noisy industrial environments, phototransistors can replace the switch diode pairs **and** provide optical isolation as in Figure 20.b. Additional opto-isolators could also be used on the control output and special signal lines.

The other circuits assume that input signals are already at TTL levels. Figure 20.c uses octal three-state buffers enabled by active-low scan signals to gate eight signals onto Port 0. Port 0 is available for memory expansion or peripheral chip interfacing between sensor matrix scans. Eight-to-one multiplexers in Figure 20.d select one of eight inputs for each return line as determined by encoded address bits output on three pins of Port 1. (Five more output pins are thus freed for more control functions.) Each output can drive at least one standard TTL or up to 10 low-power TTL loads without additional buffering.

Going back to the original matrix circuit, Figure 21 shows the method used to scan the sensor matrix. Two complete bit maps are maintained in the bit-addressable region of the RAM: one for the current state and one for the previous state read for each sensor. If the need arises, the program could then sense input transitions and or debounce contact closures by comparing each bit with its earlier value.




Figure 20. Sensor Matrix Implementation Methods.

The code in Example 3 implements the scanning algorithm for the circuits in Figure 20.a. Each column is enabled by setting a single bit in a field of zeroes. The bit maps are positive logic; ones represent contacts that are closed or isolators turned on.

Example 3.

INPUT\_SCAN:

SUBROUTINE TO READ CURRENT STATE OF 64 SENSORS AND

SAVE IN RAM 20H-27H. MOV R0,#20H

:INITIALIZE POINTERS

MOV R1,#28H

: FOR BIT MAP

Figure 21. Fl. SBASES for reading in sensor matrix

	MOV	A.#80H	SET FIRST BIT IN ACC.
SCAN:	MOV	PI,A	OUTPUT TO SCAN LINES.
	RR	4-50	SHIFT TO ENABLE NEXT COLUMN
	MOV	R2.A	NEXT. : REMEMBER CUR-
			RENT SCAN POSITION.
5 (A)	MOV	A.P0	: READ RETURN LINES.
	XCH	A.@R0	: SWITCH WITH PREVIOUS MAP BITS.
	MOV	@R1,A	SAVE PREVIOUS STATE AS WELL.
	INC	R0	: BUMP POINTERS.
	INC	RI	
1.19 +15 1.15	MOV	A.R2	; RELOAD SCAN LINE MASK
	JNB	45.00 1391	EIGHT COLUMNS READ.
	PA PROPERTY.		




Figure 21. Flowchart for reading in sensor matrix.

What happens after the sensors have been scanned depends on the individual application. Rather than inventing some artificial design problem, software corresponding to commonplace logic elements will be discussed.

Combinatorial Output Variables. An output variable which is a simple (or not so simple) combinational function of several input variables is computed in the spirit of Design Example 3. All 64 inputs are represented in the bit maps; in fact, the sensor numbers in Figure 20 correspond to the absolute bit addresses in R AM! The code in Example 4 activates an actuator connected to P2.2 when sensors 12, 23, and 34 are closed and sensors 45 and 56 are open.

### Example 4.

Simple Combinatorial Output Variables.

Intermediate Variables. The examination of a typical relay-logic ladder diagram will show that many of the rungs control not outputs but rather relays whose contacts figure into the computation of other functions. In effect, these relays indicate the state of intermediate variables of a computation.

The MCS-51<sup>th</sup> solution can use any directly addressable bit for the storage of such intermediate variables. Even when all 128 bits of the RAM array are dedicated (to input bit maps in this example), the accumulator, PSW, and B register provide 18 additional flags for intermediate variables.

For example, suppose switches 0 through 3 control a safety interlock system. Closing any of them should deactivate certain outputs. Figure 22 is a ladder diagram for this situation. The interlock function could be recomputed for every output affected, or it may be computed once and saved (as implied by the diagram). As the program proceeds this bit can qualify each output.

Example 5. Incorporating Override signal into actuator outputs.

CALL	INPUT_SCAN
MOV	C.0
ORI.	C.1 memalmin
ORI.	C.2
ORI.	C.3
MOV	F0.C

: COMPUTE FUNCTION 0

ANL C. FO 1/180X.04 8/1 04280X MOV PLO.C 2 193

COMPUTE FUNCTION 1

ANL C. FO Manual to the state of the state o

COMPUTE FUNCTION 2

ANI. C. F0 MOV P1.2,C




Figure 22. Ladder diagram for output override circuitry.

Latching Relays. A latching relay can be forced into either the ON or OFF state by two corresponding input signals, where it will remain until forced onto the opposite state—analogous to a TTL Set/Reset flip-flop. The relay is used as an intermediate variable for other calculations. In the previous example, the emergency condition could be remembered and remain active until an "emergency cleared" button is pressed.

Any flag or addressable bit may represent a latching relay with a few lines of code (see Example 6).

Example 6. Simulating a latching relay.

:I\_RSET RESET FLAG 0 IF C=1
I\_RSET: CPS C
ANLA C,F0
MOV F0,C

Time Delay Relays. A time delay relay does not respond to an input signal until it has been present (or absent) for some predefined time. For example, a ballast or load resistor may be switched in series with a D.C. motor when it is first turned on, and shunted from the circuit after one second. This sort of time delay may be simulated by an interrupt routine driven by one of the two 8051 timer counters. The procedure followed by the routine depends heavily on the details of the exact function needed: timeouts or time delays with resettable or non-resettable inputs are possible. If the interrupt routine is executed every 10 milliseconds the code in Example 7 will clear an intermediate variable set by the background program after it has been active for two seconds.

Example 7. Code to clear USRFI.G after a fixed time delay.

JNB USR\_FLG.NXTTST

DJNZ DI.AY\_COUNT.NXTTST

CLR USR\_FLG

MOV DI.AY\_COUNT.#200

In fact, the speed of the Boolean Emerson: STETEN

Serial Interface to Remote Processor. When it detects emergency conditions represented by certain input combinations (such as the earlier Emergency Override), the controller could shut down the machine immediately and or alert the host processor via the serial port. Code bytes indicating the nature of the problem could be transmitted to a central computer. In fact, at 17,000 bytes-persecond, the entire contents of both bit maps could be sent to the host processor for further analysis in less than a millisecond! If the host decides that conditions warrant, it could alert other remote processors in the system that a problem exists and specify which shut-down sequence each should initiate. For more information on using the serial port, consult the MCS-51<sup>TM</sup> User's Manual.

Response Timing. And more battlene was more than

One difference between relay and programmed industrial controllers (when each is considered as a "black box") is their respective reaction times to input changes. As reflected by a ladder diagram, relay systems contain a

large number of "rungs" operating in parallel. A change in input conditions will begin propagating through the system immediately, possibly affecting the output state within milliseconds.

Software, on the other hand, operates sequentially. A change in input states will not be detected until the next time an input scan is performed, and will not affect the outputs until that section of the program is reached. For that reason the raw speed of computing the logical functions is of extreme importance.

Here the Boolean processor pays off. Every instruction mentioned in this Note completes in one or two microseconds—the minimum instruction execution time for many other microcontrollers! A ladder diagram containing a hundred rungs, with an average of four contacts per rung can be replaced by approximately five hundred lines of software. A complete pass through the entire matrix scanning routine and all computations would require about a millisecond: less than the time it takes for most relays to change state.

A programmed controller which simulates each Boolean function with a subroutine would be less efficient by at least an order of magnitude. Extra software is needed for the simulation routines, and each step takes longer to execute for three reasons: several byte-wide logical instructions are executed per user program step (rather than one Boolean operation); most of those instructions take longer to execute with microprocessors performing multiple off-chip accesses; and calling and returning from the various subroutines requires overhead for stack operations.

In fact, the speed of the Boolean Processor solution is likely to be much faster than the system requires. The CPU might use the time left over to compute feedback parameters, collect and analyze execution statistics, perform system diagnostics, and so forth.

### Additional functions and uses.

With the building-block basics mentioned above many more operations may be synthesized by short instruction sequences.

Exclusive-OR. There are no common mechanical devices or relays analogous to the Exclusive-OR operation, so this instruction was omitted from the Boolean Processor. However, the Exclusive-OR or Exclusive-NOR operation may be performed in two instructions by conditionally complementing the carry or a Boolean variable based on the state of any other testable bit.

: EXCLUSIVE-OR FUNCTION IMPOSED ON CARRY : USING FO IS INPUT VARIABLE.

XOR\_F0: JNB F0,XORCNT : ("JB" FOR X-NOR)
CPL C
XORCNT: ...

XCH. The contents of the carry and some other bit may be exchanged (switched) by using the accumulator as temporary storage. Bits can be moved into and out of the accumulator simultaneously using the Rotate-through-carry instructions, though this would alter the accumulator data.

EXCHANGE CARRY WITH USRFLG XCHBIT: RLC A

BIT: RLC A

MOV C,USR\_FLG

RRC A

MOV USR\_FLG,C

RLC A

Extended Bit Addressing. The 8051 can directly address 144 general-purpose bits for all instructions in Figure 3.b. Similar operations may be extended to any bit anywhere on the chip with some loss of efficiency.

The logical operations AND, OR, and Exclusive-OR are performed on byte variables using six different addressing modes, one of which lets the source be an immediate mask, and the destination any directly addressable byte. Any bit may thus be set, cleared, or complemented with a three-byte, two-cycle instruction if the mask has all bits but one set or cleared.

Byte variables, registers, and indirectly addressed RAM may be moved to a bit addressable register (usually the accumulator) in one instruction. Once transferred, the bits may be tested with a conditional jump, allowing any bit to be polled in 3 microseconds—still much faster than most architectures—or used for logical calculations. (This technique can also simulate additional bit addressing modes with byte operations.)

Parity of bytes or bits. The parity of the current accumulator contents is always available in the PSW, from whence it may be moved to the carry and further processed. Error-correcting Hamming codes and similar applications require computing parity on groups of isolated bits. This can be done by conditionally complementing the carry flag based on those bits or by gathering the bits into the accumulator (as shown in the DES example) and then testing the parallel parity flag.

Multiple byte shift and CRC codes.

Though the 8051 serial port can accommodate eight- or nine-bit data transmissions, some protocols involve much

longer bit streams. The algorithms presented in Design Example 2 can be extended quite readily to 16 or more bits by using multi-byte input and output buffers.

Many mass data storage peripherals and serial communications protocols include Cyclic Redundancy (CRC) codes to verify data integrity. The function is generally computed serially by hardware using shift registers and Exclusive-OR gates, but it can be done with software. As each bit is received into the carry, appropriate bits in the multi-byte data buffer are conditionally complemented based on the incoming data bit. When finished, the CRC register contents may be checked for zero by ORing the two bytes in the accumulator.

### 4. SUMMARY

A truly unique facet of the Intel MCS-51™ microcomputer family design is the collection of features optimized for the one-bit operations so often desired in real-world, real-time control applications. Included are 17 special instructions, a Boolean accumulator, implicit and direct addressing modes, program and mass data storage, and many I O options. These are the world's first single-chip microcomputers able to efficiently manipulate, operate on, and transfer either bytes or individual bits as data.

This Application Note has detailed the information needed by a microcomputer system designer to make full use of these capabilities. Five design examples were used to contrast the solutions allowed by the 8051 and those required by previous architectures. Depending on the individual application, the 8051 solution will be easier to design, more reliable to implement, debug, and verify, use less program memory, and run up to an order of magnitude faster than the same function implemented on previous digital computer architectures.

Combining byte- and bit-handling capabilities in a single microcomputer has a strong synergistic effect: the power of the result exceeds the power of byte- and bit-processors laboring individually. Virtually all user applications will benefit in some ways from this duality. Data intensive applications will use bit addressing for test pin monitoring or program control flags; control applications will use byte manipulation for parallel 1 O expansion or arithmetic calculations.

It is hoped that these design examples give the reader an appreciation of these unique features and suggest ways to exploit them in his or her own application.

```
ISIS-II MCS-51 MACRO ASSEMBLER V1. 0
OBJECT MODULE PLACED IN : FO: AP70. HEX
ASSEMBLER INVOKED BY: :f1:asm51 ap70 src date(328)
LOC OBJ
                   LINE
                            SOURCE
                            $XREF TITLE(AP-70 APPENDIX)
                      3
                      4
                                    THE FOLLOWING PROGRAM USES THE BOOLEAN INSTRUCTION SET
                                    OF THE INTEL E051 MICROCOMPUTER TO PERFORM A NUMBER OF
                                    AUTOMOTIVE DASHBOARD CONTROL FUNCTIONS RELATING TO
                      6
                                    TURN SIGNAL CONTROL, EMERGENCY BLINKERS, BRAKE LIGHT
                                    CONTROL, AND PARKING LIGHT OPERATION.
                      8
                                    THE ALGORITHMS AND HARDWARE ARE DESCRIBED IN DESIGN
                      9
                     10
                                    EXAMPLE #4 OF INTEL APPLICATION NOTE AP-70,
                                             "USING THE INTEL MCS-51(TM)
                     11
                                           BOOLEAN PROCESSING CAPABILITIES"
                     12
                     13
                     14
                            15
                                    INPUT PIN DECLARATIONS:
                     16
                     17
                                    (ALL INPUTS ARE POSITIVE-TRUE LOGIC.
                     18
                                    INPUTS ARE HIGH WHEN RESPECTIVE SWITCH CONTACT IS CLOSED. )
                     19
                                                  ; BRAKE PEDAL DEPRESSED
 0090
                     20
                            BRAKE
                                    BIT
                                           P1 0
 0091
                     21
                            EMERG
                                                  ; EMERGENCY BLINKER ACTIVATED
                                    BIT
                                           P1. 1
 0092
                     22
                            PARK
                                           P1. 2
                                                   ; PARKING LIGHTS ON
                                    BIT
                                                   ; TURN LEVER DOWN
 0093
                     23
                            L_TURN
                                           P1.3
                                    BIT
                     24
 0094
                            R_TURN
                                    BIT
                                           P1. 4
                                                  ; TURN LEVER UP
                     25
                     26
                                    OUTPUT PIN DECLARATIONS:
                     27
                                    (ALL OUTPUTS ARE POSITIVE TRUE LOGIC.
                     28
                                    BULB IS TURNED ON WHEN OUTPUT PIN IS HIGH. )
                     29
 0095
                     30
                            L FRNT
                                           P1. 5
                                                  ; FRONT LEFT-TURN INDICATOR
                                                  FRONT RIGHT-TURN INDICATOR
                            R_FRNT
 0096
                     31
                                           P1. 6
                                    BIT
 0097
                     32
                            L_DASH
                                    BIT
                                           P1. 7
                                                   ; DASHBOARD LEFT-TURN INDICATOR
  00A0
                     33
                            R DASH
                                    BIT
                                            P2. 0
                                                  ; DASHBOARD RIGHT-TURN INDICATOR
                                           P2. 1
                                                  ; REAR LEFT-TURN INDICATOR
                     34
 00A1
                            L REAR
                                    BIT
 00A2
                     35
                            R_REAR
                                    BIT
                                           P2. 2
                                                  ; REAR RIGHT-TURN INDICATOR
                     36
 EA00
                                           P2.3 ; ELECTRICAL SYSTEM FAULT INDICATOR
                     37
                            S_FAIL BIT
                     38
                     39
                                    INTERNAL VARIABLE DEFINITIONS:
                     40
  0020
                     41
                            SUB DIV DATA
                                                           ; INTERRUPT RATE SUBDIVIDER
                            HI FREG BIT
                                            SUB DIV. 0
                                                           ; HIGH-FREQUENCY OSCILLATOR BIT
 0000
                     42
                            LO FREG BIT
                     43
                                           SUB_DIV. 7
                                                           ; LOW-FREQUENCY OSCILLATOR BIT
                     44
 OOD1
                     45
                                           PSW. 1
                                                           ; PARKING LIGHTS ON FLAG
                                    BIT
                     46
```

47

48 +1

\$EJECT

LOC	OBJ		LINE	SOURCE		
						HELL HAND RETURN FROM INTERRUPT ROUTINE
			49		ORG	OOOOH , RESET VECTOR
0000	020040		50		LJMP	INIT
			51	7.42		
OOOB			52	197	ORG	OOOBH TIMER O SERVICE VECTOR
	758CF0		53		MOV	THO, #-16 ; HIGH TIMER BYTE ADJUSTED TO CONTROL INT. RATE
000E			54		PUSH	
		XSD1	-			, EXECUTE CODE TO SAVE ANY REGISTERS USED BELOW
0010	0154		55		AJMP	UPDATE ; (CONTINUE WITH REST OF ROUTINE)
		8094	56	141		MATE CINE FORM I MITH LOUIS FEATUR
0040			57		ORG	
0040	758A00		58	INIT:	MOV	TLO, #O ; ZERO LOADED INTO LOW-ORDER BYTE AND
0043	758CF0		59	1.30	MOV	THO, #-16 ; -16 IN HIGH-ORDER BYTE GIVES 4 MSEC PERIOD
0046	758961		60		MOV	TMOD, #01100001B ; 8-BIT AUTO RELOAD COUNTER MODE FOR TIMER 1,
	-0089		61	137		; 16-BIT TIMER MODE FOR TIMER O SELECTED
0049	7520F4				MOL	
			62		MOV	SUB_DIV, #244 ; SUBDIVIDE INTERRUPT RATE BY 244 FOR 1 HZ
004C			63		SETB	ETO ; USE TIMER O OVERFLOWS TO INTERRUPT PROGRAM
004E			64		SETB	EA ; CONFIGURE IE TO GLOBALLY ENABLE INTERRUPTS
0050	D28C		65		SETB	TRO ; KEEP INSTRUCTION CYCLE COUNT UNTIL OVERFLOW
0052	BOFE		66		SJMP	\$ START BACKGROUND PROGRAM EXECUTION
			67	131		SEPENT ALL DE ARRUP ERS BIGHT-WAND CRUMTERPARTS
			68	130		
0054	D52038		69	UPDATE:	D INT	SUB DIV, TOSERV ; EXECUTE SYSTEM TEST ONLY ONCE PER SECOND
	7520F4		70			
0037	132014				MOV	SUB_DIV, #244 ; GET VALUE FOR NEXT ONE SECOND DELAY AND
	0049		71	159		GO THROUGH ELECTRICAL SYSTEM TEST CODE:
	4390E0		72	152	ORL	P1, #11100000B ; SET CONTROL DUTPUTS HIGH
	43A007		73		ORL	P2, #00000111B
0060	C295		74		CLR	L_FRNT ; FLOAT DRIVE COLLECTOR
0062	20B428		75		JB	TO, FAULT ; TO SHOULD BE PULLED LOW
0065	D295		76		SETB	L FRNT ; PULL COLLECTOR BACK DOWN
0067			77		CLR	L DASH   REPEAT SEQUENCE FOR L DASH.
	20B421		78		JB	TO FAULT
0060			79		SETB	L DASH SAVE FUNCTION SO FAR.
006E			80		CLR	
	20B41A		81		JB	
0073		4544	82		SETB	L_REAR PEDVANC WAD DOCKOL DE DVB-180VKD
0075			83		CLR	R_FRNT, R_FRNT, R_FRNT,
0077	20B413		84		JB	TO, FAULT CHENO
007A	D296		85		SETB	R FRNT
007C	C2A0		86		CLR	R_DASH ; R_DASH,
007E	20B40C		87		JB	TO, FAULT
0081			88		SETB	R DASH
0083			89		CLR	R_REAR ; AND R_REAR.
	20B405		90			
				103	JB	WIND PAOLI LUNG THE PARTY OF TH
0088	DZAZ		91		SETB	OR_REAR C'ENB DIA S . BOILD BACK TO AR S PERCENT
			92	105		
			93	100	WITH A	ALL COLLECTORS GROUNDED, TO SHOULD BE HIGH
			94	103	IF SO,	CONTINUE WITH INTERRUPT ROUTINE.
			95	105		
008A	208402		96		JB	TO, TOSERV BATE INLEMBILA MHEN WARKING FICHIE VEE DA
0080			97	FAULT:	CPL	
0000			98	100.		S_FAIL ; ELECTRICAL FAILURE PROCESSING ROUTINE ; (TOGGLE INDICATOR ONCE PER SECOND)
			99 +	+1 SEJECT		, thousand and the second
			77 1	PEUEC!		


	LOC	OBJ	LINE	SOURCE	
	Loc	OBO	F. FUECT	BOOKCE	
			100	CET	CONTINUE WITH INTERRUPT PROCESSING:
	505405		101	, TE 1)	COMPUTE LOW BULB INTENSITY WHEN PARKING LIGHTS ARE ON.
			103	;	CONTOTE LOW BOLD INTENSTITY WHEN PARKING LIGHTS ARE ON.
	008F	A201	104	TOSERV:	MOV C. SUB_DIV. 1 ; START WITH 50 PERCENT,
		8200	105		ANL C, SUB_DIV. 0 ; MASK DOWN TO 25 PERCENT,
	0093		106		ORL C. SUB_DIV. 2 ; BUILD BACK TO 62. 5 PERCENT,
		8292	107		ANL C, PARK ; GATE WITH PARKING LIGHT SWITCH,
	0097	7201	108	CLR	MOV DIM, C ; AND SAVE IN TEMP. VARIABLE.
			110	; 2)	COMPUTE AND OUTPUT LEFT-HAND DASHBOARD INDICATOR.
			111		
		A293	112	SETB	MOV C, L_TURN ; SET CARRY IF TURN
		7291	113		ORL C.EMERG ; OR EMERGENCY SELECTED.
		8207	114		ANL C, LO_FREQ ; IF SO, GATE IN 1 HZ SIGNAL
	009F	9297	115		MOV L_DASH, C ; AND OUTPUT TO DASHBOARD.
			116	; 33)	COMPUTE AND OUTPUT LEFT-HAND FRONT TURN SIGNAL.
			118	' CTE'	CONFORM AND BOTFOT LEFT-HAND FRONT TORN SIGNAL.
	00A1	92D5	119	THE PARTY	MOV FO, C ; SAVE FUNCTION SO FAR.
	00A3	72D1	120		ORL C. DIM ; ADD IN PARKING LIGHT FUNCTION
	00A5	9295	121		MOV L_FRNT, C ; AND OUTPUT TO TURN SIGNAL.
			122	1 19	TOTARALT TO SHOULD BE POLLED LOW
			123	; 4)	COMPUTE AND OUTPUT LEFT-HAND REAR TURN SIGNAL.
	00A7	4290	124	, CRE	MOV C, BRAKE ; GATE BRAKE PEDAL SWITCH
34	00A9		126		ANL C, /L_TURN ; WITH TURN LEVER.
	OOAB		127		ORL C.FO ; INCLUDE TEMP VARIABLE FROM DASH
	OOAD		128		ORL C. DIM ; AND PARKING LIGHT FUNCTION
	OOAF	92A1	129		MOV L_REAR, C ; AND OUTPUT TO TURN SIGNAL.
			130	,	
			131	5)	REPEAT ALL OF ABOVE FOR RIGHT-HAND COUNTERPARTS.
	00B1	A294	133	, SETB	MOV C,R_TURN ; SET CARRY IF TURN
	00B3		134		ORL C.EMERG ; OR EMERGENCY SELECTED.
	00B5	8207	135		ANL C, LO_FREQ ; IF SO, GATE IN 1 HZ SIGNAL
	00B7		136		MOV R_DASH, C ; AND OUTPUT TO DASHBOARD.
	00B9		137		MOV FO, C ; SAVE FUNCTION SO FAR.
	OOBB		138		ORL C, DIM ; ADD IN PARKING LIGHT FUNCTION
	OOBD		139		MOV R_FRNT,C ; AND OUTPUT TO TURN SIGNAL.  MOV C, BRAKE ; GATE BRAKE PEDAL SWITCH
	00C1		141		MOV C, BRAKE ; GATE BRAKE PEDAL SWITCH AND C, /R_TURN ; WITH TURN LEVER.
	0003		142		ORL C.FO ; INCLUDE TEMP. VARIABLE FROM DASH
	0005		143		ORL C.DIM ; AND PARKING LIGHT FUNCTION
	00C7	92A2	144		MOV R_REAR, C ; AND OUTPUT TO TURN SIGNAL.
			145	Dise	DOODE 1700 A SERVICE VELLUE OF CONTROL IN F
			146	,	RESTORE STATUS REGISTER AND RETURN.
	0009	DODO	147	Frank	POP PSW ; RESTORE PSW
	OOCB		149		POP PSW ; RESTORE PSW RETI ; AND RETURN FROM INTERRUPT ROUTINE
	one		150	,	THE RESULT THE THERMAL TROUBLE
			:51		END

# XREF SYMBOL TABLE LISTING

NAME TYPE VALUE AND REFERENCES BRAKE . N BSEG 0090H 20# 125 140 DIM . . N BSEG OOD1H 45# 108 120 128 138 143 EA. N BSEG 00AFH 64 EMERG N BSEG 0091H 21# 113 134 ETO . . N BSEG 00A9H 63 FO. . . 00D5H 119 127 137 142 N BSEG FAULT . L CSEG 008DH 75 78 81 84 87 90 97# HI\_FREG N BSEG 0000H 42# INIT. L CSEG 0040H 50 58# L\_DASH. N BSEG 0097H 32# 77 79 115 L\_FRNT. N BSEG 0095H 30# 74 76 121 L\_REAR. N BSEG 00A1H 34# 80 82 129 L TURN. N BSEG 0093H 23# 112 126 LO\_FREQ N BSEG 0007H 43# 114 135 N DSEG 0090H 20 21 22 23 24 30 31 32 72 PARK. N DSEG OOAOH 33 34 35 37 73 N BSEG 0092H 22# 107 PSW . N DSEG OODOH 45 54 148 R DASH. N BSEG 00A0H 33# 86 88 136 R\_FRNT. N BSEG 0096H 31# 83 85 139 R\_REAR. N BSEG 00A2H 35# 89 91 144 R\_TURN. N BSEG 0094H 24# 133 141 S\_FAIL. N BSEG 00A3H 37# 97 SUB\_DIV N DSEG 0020H 41# 42 43 62 69 70 104 105 106 TO. . . 00B4H 75 78 81 84 87 90 96 N BSEG TOSERV. L CSEG 008FH 69 96 104# THO . . N DSEG 008CH 53 59 TLO . . N DSEG 008AH 58 TMOD. . N DSEG 0089H 60 TRO . N BSEG 008CH 65 UPDATE. L CSEG 0054H 55 69#

ASSEMBLY COMPLETE, NO ERRORS FOUND

October 1985



© INTEL CORPORATION, 1985

ORDER NUMBER: 270068-002

# **Table of Contents**

CMOS Evolves. What is CHMOS? The MCS-51 Family in CHMOS. Latchup. Logic Levels and Interfacing Problems Noise Considerations Unused Pins Pullup Resistors. Pulldown Resistors. Drive Capability of the Internal Pullups Power Consumption	80C31BH + CHMOS EPROM Scanning a Keyboard Driving an LCD Using an LCD Driver Resonant Transducers Frequency Measurements Period Measurements Pulse Width Measurements HMOS/CHMOS Interchangeability External Clock Drive Unused Pins Logic Levels
Power Down	Idle and Power Down
Using the Power Down Mode	
Using Power MOSFETs to Control VCC	References
Battery Backup Systems	The technology used is called matal-gate CMOS, be cause the transistor gates are formed by metal de-
Power Switchover Circuits	position. More importantly, the gates are formed after
The MCS*-Et Family in CHMOS	
The 8005 (BH is the CHMOS version of Intel's original 8051. The 800318H is the ROMless 8005 (BH equivalent to the 8031. These CHMOS devices are architecturally identical with their HMOS counterparts, except that they have two added features for reduced power. These are the idle and Power Down modes of operation.	the speed of the circuit.  High speed CMOS berdine feasible with the deval- opment of the self-algung silicon gate technology.  In this process polysilicon gates are deposited before the source and drain regions are defined. Then the source and drain regions are formed by ion implan-
In most cases an 800518H can directly replace the 8051 in existing applications, it can execute the same code at the same speed, accept signals from the same sources, and drive the same loads. However, the 800516H covers a wider range of speeds will sent CMOS logic tevels to CMOS loads, and will draw about 1110 the current of an 8051 (and less yet in the radiced power modes), interchangeability between	lation using the pare itself as a mask for the infolan- lation. This eliminates most of the overlap caraci- fance. In addition, the process allows smaller translators. The result is a significant increase in of- cut speed. The 74HC-series of CMOS logic circuits is based on this fectinology, and has speeds cont- parable to LS TTL, which is to say about 10 times laster than the 74C-series circuits.
the HMOS and CHMOS devices is discussed in more detail in the final section of this Application Note.  It should be noted that the 80C518H CPU is not static.	
	CHMOS is the name given to thist's high speed CMOS processes. There are wo CHMOS processes, one based on one well smoture and one based on a p-well smoture. In the n-well smoture, n-ope wolls are diffused into a p-type substrate. Then the n-open-



### **CMOS Evolves**

The original CMOS logic families were the 4000series and the 74C-series circuits. The 74C-series circuits are functional equivalents to the correspondingly numbered 74-series TTL circuits, but have CMOS logic levels and retain the other well known characteristics of CMOS logic.

These characteristics are: low power consumption, high noise immunity, and slow speed. The low power consumption is inherent to the nature of the CMOS circuit. The noise immunity is due partly to the CMOS logic levels, and partly to the slowness of the circuits. The slow speed is due to the technology used to construct the transistors in the circuit.

The technology used is called metal-gate CMOS, because the transistor gates are formed by metal deposition. More importantly, the gates are formed after the drain and source regions have been defined, and must overlap the source and drain somewhat to allow for alignment tolerances. This overlap plus the relatively large size of the transistors themselves result in high electrode capacitance, and that is what limits the speed of the circuit.

High speed CMOS became feasible with the development of the self-aligning silicon gate technology. In this process polysilicon gates are deposited **before** the source and drain regions are defined. Then the source and drain regions are formed by ion implantation using the gate itself as a mask for the implantation. This eliminates most of the overlap capacitance. In addition, the process allows smaller transistors. The result is a significant increase in circuit speed. The 74HC-series of CMOS logic circuits is based on this technology, and has speeds comparable to LS TTL, which is to say about 10 times faster than the 74C-series circuits.

The size reduction that contributes to the higher speed also demands an accompanying reduction in the maximum supply voltage. High-speed CMOS is generally limited to 6V.

### What Is CHMOS?

CHMOS is the name given to Intel's high-speed CMOS processes. There are two CHMOS processes, one based on an n-well structure and one based on a p-well structure. In the n-well structure, n-type wells are diffused into a p-type substrate. Then the n-channel transistors (nFETs) are built into the substrate and pFETs are built into the n-wells. In the p-well structure, p-type wells are diffused into an n-type substrate. Then the nFETs are built into the wells and

pFETs, into the substrate. Both processes have their advantages and disadvantages, which are largely transparent to the user.

Lower operating voltages are easier to obtain with the p-well structure than with the n-well structure. But the p-well structure does not easily adapt to an EPROM which would be pin-for-pin compatible with HMOS EPROMs. On the other hand the n-well structure can be based on the solidly founded HMOS process, in which nFETs are built into a p-type substrate. This allows somewhat more than half of the transistors in a CHMOS chip to be constructed by processes that are already well characterized.

Currently Intel's CHMOS microcontrollers and memory products are n-well devices, whereas CHMOS microprocessors are p-well devices.

Further discussion of the CHMOS technology is provided in references 1 and 2 (which are reprinted in the Microcontroller Handbook).

### The MCS®-51 Family in CHMOS

The 80C51BH is the CHMOS version of Intel's original 8051. The 80C31BH is the ROMless 80C51BH, equivalent to the 8031. These CHMOS devices are architecturally identical with their HMOS counterparts, except that they have two added features for reduced power. These are the Idle and Power Down modes of operation.

In most cases, an 80C51BH can directly replace the 8051 in existing applications. It can execute the same code at the same speed, accept signals from the same sources, and drive the same loads. However, the 80C51BH covers a wider range of speeds, will emit CMOS logic levels to CMOS loads, and will draw about 1/10 the current of an 8051 (and less yet in the reduced power modes). Interchangeability between the HMOS and CHMOS devices is discussed in more detail in the final section of this Application Note.

It should be noted that the 80C51BH CPU is not static. That means if the clock frequency is too low, the CPU might forget what it was doing. This is because the circuitry uses a number of dynamic nodes. A dynamic node is one that uses the node-to-ground capacitance to form a temporary storage cell. Dynamic nodes are used to reduce the transistor count, and hence the chip area, thus to produce a more economical device.

This is not to say that the on-chip RAM in CHMOS microcontrollers is dynamic. It's not. It's the CPU that is dynamic, and that is what imposes the minimum clock frequency specification.

### Latchup to ent to solide grant ylemente di trevuo

Latchup is an SCR-type turn-on phenomenon that is the traditional nemesis of CMOS systems. The substrate, the wells, and the transistors form parasitic pnpn structures within the device. These parasitic structures turn on like an SCR if a sufficient amount of forward current is driven through one of the junctions. From the circuit designer's point of view it can happen whenever an input or output pin is externally driven a diode drop above VCC or below VSS, by a source that is capable of supplying the required trigger current.

However much of a problem latchup has been in the past, it is good to know that in most recently developed CMOS devices, and specifically in CHMOS devices, the current required to trigger latchup is typically well over 100 mA. The 80C51BH is virtually immune to latchup. (References 1 and 2 present a discussion of the latchup mechanisms and the steps that are taken on the chip to guard against it.) Modern CMOS is not absolutely immune to latchup, but with trigger currents in the hundreds of mA, latchup is certainly a lot easier to avoid than it once was.

A careless power-up sequence might trigger a latchup in the older CMOS families, but it's unlikely to be a major problem in high-speed CMOS or in CHMOS. There is still some risk incurred in inserting or removing chips or boards in a CMOS system while the power is on. Also, severe transients, such as inductive kicks or momentary short-circuits, can exceed the trigger current for latchup.

For applications in which some latchup risk seems unavoidable, you can put a small resistor (100 ohms or so) in series with signal lines to ensure that the trigger current will never be reached. This also helps to control overshoot and RFI.

### Logic Levels and Interfacing Problems

CMOS logic levels differ from TTL levels in two ways.

First, for equal supply voltages, CMOS gives (and requires) a higher "logic 1" level than TTL. Secondly, CMOS logic levels are  $V_{CC}$  (or VDD) dependent, whereas guaranteed TTL logic levels are fixed when  $V_{CC}$  is within TTL specs.

Standard 74HC logic levels are as follows:

$$\begin{split} &V_{IH}MIN = 70\% \text{ of } V_{CC} \\ &V_{IL}MAX = 20\% \text{ of } V_{CC} \\ &V_{OH}MIN = V_{CC} - 0.1V, ||_{OH}| \leqslant 20 \ \mu\text{A} \\ &V_{OL}MAX = 0.1V, ||_{OL}| \leqslant 20 \ \mu\text{A} \end{split}$$

Figure 1 compares 74HC, LS TTL, and 74HCT logic levels with those of the HMOS 8051 and the CHMOS 80C51BH for V<sub>CC</sub> = 5V.

Output logic levels depend of course on load current, and are normally specified at several load currents. When CMOS and TTL are powered by the same  $V_{CC}$ , the logic levels guaranteed on the data sheets indicate that CMOS can drive TTL, but TTL can't drive CMOS. The incompatibility is that the TTL circuit's  $V_{OH}$  level is too low to reliably be recognized by the CMOS circuit as a valid  $V_{IH}$ .

Since HMOS circuits were designed to be TTL-compatible, they have the same incompatibility.

Fortunately, 74HCT-series circuits are available to ease these interfacing problems. They have TTL-compatible logic levels at the inputs and standard CMOS levels at the outputs.

The 80C51BH is designed to work with either TTL or CMOS. Therefore its logic levels are specified very much like 74HCT circuits. That is, its input logic levels are TTL-compatible, and its output characteristics are like standard high-speed CMOS.

### **Noise Considerations**

One of the major reasons for going to CMOS has traditionally been that CMOS is less susceptible to noise. As previously noted, its low susceptibility to

	V <sub>CC</sub> = 5V Ve.0 OHAY OF OHA				
Logic State:	74HC	74HCT	LS TTL	8051	80C51BH
VIH VIL	3.5V 1.0V	2.0V 0.8V	2.0V 0.8V	2.0V 0.8V	1.9V H8120 0.9V
VOH VOL	4.9V 0.1V	4.9V 0.1V	2.7V 0.5V	2.4V 0.45V	0.45V

Figure 1. Logic Level Comparison. (Output voltage levels depend on load current. Data sheets list guaranteed output levels for several load currents. The output levels listed here are for minimum loading.)



noise is partly due to superior noise margins, and partly due to its slow speed.

Noise margin is the difference between  $V_{OL}$  and  $V_{IL}$ , or between  $V_{OH}$  and  $V_{IH}$ . If  $V_{OH}$  from a driving circuit is 2.7V and  $V_{IH}$  to the driven circuit is 2.0V, then the driven circuit has 0.7V of noise margin at the logic high level. These kinds of comparisons show that an all-CMOS system has wider noise margins than an all-TTL system.

Figure 2 shows noise margins in CMOS and LS TTL systems when both have  $V_{CC}=5$ V. It can be seen that CMOS/CMOS and CMOS/CHMOS systems have an edge over LS TTL in this respect.

Noise margins can be misleading, however, because they don't say how much noise energy it takes to induce in the circuit a noise voltage of sufficient amplitude to cause a logic error. This would involve consideration of the width of the noise pulse as compared with the circuit's response speed, and the impedance to ground from the point of noise introduction in the circuit.

When these considerations are included, it is seen that using the slower 74C- and 4000-series circuits with a 12 or 15 volt supply voltage does offer a truly improved level of noise immunity, but that high-speed CMOS at 5V is not significantly better than TTL.

One should not mistake the wider supply voltage tolerance of high-speed CMOS for  $V_{CC}$  glitch immunity. Supply voltage tolerance is a DC rating, not a glitch rating.

For any clocked CMOS, and most especially for VLSI CMOS, VCC decoupling is critical. CHMOS draws

Noise Margin for VCC = 5V		
Logic Low V <sub>IL</sub> -V <sub>OL</sub>	Logic High VOH-VIH	
0.9V	1.4V	
0.3V	0.7V	
0.3V	0.7V	
0.3V	0.7V	
0.8V	3.0V	
0.8V	1.0V	
	VCC Logic Low VIL-VOL 0.9V 0.3V 0.3V 0.3V 0.8V	

Figure 2. Noise margins for CMOS and LS TTL circuits.

current in extremely sharp spikes at the clock edges. The VHF and UHF components of these spikes are not drawn from the power supply, but from the decoupling capacitor. If the decoupling circuit is not sufficiently low in inductance, VCC will glitch at each clock edge. We suggest that a 0.1  $\mu\mathrm{F}$  decoupler cap be used in a minimum-inductance configuration with the microcontroller. A minimum-inductance configuration is one that minimizes the area of the loop formed by the chip (VCC to VSS), the traces to the decoupler cap, and the decoupler cap. PCB designers too often fail to understand that if the traces that connect the decoupler cap to the VCC and VSS pins aren't short and direct, the decoupler loses much of its effectiveness.

Overshoot and ringing in signal lines are potential sources of logic upsets. These can largely be controlled by circuit layout. Inserting small resistors (about 100 ohms) in series with signal lines that seem to need them will also help.

The sharp edges produced by high-speed CMOS can cause RFI problems. The severity of these problems is largely a function of the PCB layout. We don't mean to imply that all RFI problems can be solved by a better PCB layout. It may well be, for example, that in some RFI-sensitive designs high-speed CMOS is simply not the answer. But circuit layout is a critical factor in the noise performance of any electronic system, and more so in high-speed CMOS systems than others.

Circuit layout techniques for minimizing noise susceptibility and generation are discussed in references 3 through 6.

### Unused Pins of sent Isnote driw agree of too to

CMOS input pins should not be left to float, but should always be pulled to one logic level or the other. If they float, they tend to float into the transition region between 0 and 1, where the pullup and pulldown devices in the input buffer are both conductive. This causes a significant increase in I<sub>CC</sub>. A similar effect exists in HMOS circuits, but with less noticeable results.

In 80C51BH and 80C31BH designs, unused pins of Ports 1, 2, and 3 can be ignored, because they have internal pullups that will hold them at a valid Logic 1 level. Port 0 pins are different, however, in not having internal pullups (except during bus operations).

When the 80C51BH is in reset, the Port 0 pins are in a float state unless they are externally pulled up or down. If it's going to be held in reset for just a short time, the transient float state can probably be ignored. When it comes out of reset, the pins stay afloat unless



they are externally pulled either up or down. Alternatively, the software can internally write 0s to whatever Port 0 pins may be unused.

The same considerations are applicable to the 80C31BH with regards to reset. But when the 80C31BH comes out of reset, it commences bus operations, during which the logic levels at the pins are always well defined as high or low.

Consider the 80C31BH in the Power Down or Idle modes, however. In those modes it is not fetching instructions, and the Port 0 pins will float if not externally pulled high or low. The choice of whether to pull them high or low is the designer's. Normally it is sufficient to pull them up to VCC with 10k resistors. But if power is going to be removed from circuits that are connected to the bus, it will be advisable to pull the bus pins down (normally with 10k resistors). Considerations involved in selecting pullup and pulldown resistor values are as follows.




Figure 3a. Conditions defining the minimum value for R. P0.X is emitting a logic low. R must be large enough to not cause IOL to exceed data sheet specifications.




Figure 3b. Conditions defining the maximum value for R. P0.X is in a high impedance state. R must be small enough to keep VOH

### **Pullup Resistors**

If a pullup resistor is to be used on a Port 0 pin, its minimum value is determined by IOL requirements. If the pin is trying to emit a 0, then it will have to sink the current from the pullup resistor plus whatever other current may be sourced by other loads connected to the pin, as shown in Figure 3A, while maintaining a valid output low (VOL). To guarantee that the pin voltage will not exceed 0.45V, the resistor should be selected so that lot doesn't exceed the value specified on the data sheet. In most CMOS applications, the minimum value would be about 2k rents will be seen as a logic low by whatever c.smho

The maximum value you could use depends on how fast you want the pin to pull up after bus operations have ceased, and how high you want the VOH level to be. The smaller the resistor the faster it pulls up. Its effect on the VOH level is that VOH = VCC -(ILI+IIH) x R. ILI is the input leakage current to the Port 0 pin, and IIH is the input high current to the external loads, as shown in Figure 3B. Normally VOH can be expected to reach 0.9VCC if the pullup resistance does not exceed about 50k ohms.

### **Pulldown Resistors**

If a pulldown resistor is to be used on a Port 0 pin, its minimum value is determined by VOH requirements during bus operations, and its maximum value is in most cases determined by leakage current.

During bus operations the port uses internal pullups to emit 1s. The D.C. Characteristics in the data sheet list guaranteed VOH levels for given IOH currents. (The "-" sign in the IOH value means the pin is sourcing that current to the external load, as shown in Figure 4.) To ensure the VOH level listed in the data sheet, the resistor has to satisfy




Figure 4a. Conditions defining the minimum value for R. P0.X is emitting a 1 in a bus operation. R must be large enough to not cause acceptably high. I also not assess that IOH to exceed data sheet specifications.

$$\frac{1}{R} + I_{IH} \leq |I_{OH}|^{2}$$

where I<sub>IH</sub> is the input high current to the external loads.

When the pin goes into a high impedance state, the pulldown resistor will have to sink leakage current from the pin, plus whatever other current may be sourced by other loads connected to the pin, as shown in Figure 4B. The Port 0 leakage current is ILI on the data sheet. The resistor should be selected so that the voltage developed across it by these currents will be seen as a logic low by whatever circuits are connected to it (including the 80C51BH). In CMOS/CHMOS applications, 50k ohms is normally a reasonable maximum value.




Figure 4b. Conditions defining the maximum value for R. P0.X is in a high impedance state.

R must be small enough to keep VOL

acceptably low.

### Drive Capability of the Internal Pullups


There's an important difference between HMOS and CHMOS port drivers. The pins of Ports 1, 2, and 3 of the CHMOS parts each have three pullups: strong, normal, and weak, as shown in Figure 5. The strong pullup (p1) is only used during 0-to-1 transitions, to hasten the transition. The weak pullup (p2) is on whenever the bit latch contains a 1. The "normal" pullup (p3) is controlled by the pin voltage itself.

The reason that p3 is controlled by the pin voltage is that if the pin is being used as an input, and the external source pulls it to a low, then turning off p3 makes for a lower  $I_{\parallel}L$ . The data sheet shows an " $I_{\parallel}L$ " specification. This is the current that p3 will source during the time the pin voltage is making its 1-to-0 transition. This is what  $I_{\parallel}L$  would be if an input low at the pin didn't turn p3 off.

Note, however, that this p3 turn-off mechanism puts a restriction on the drive capacity of the pin if it's being used as an output. If you're trying to output a logic high, and the external load pulls the pin voltage below the pin's V<sub>IH</sub>MIN spec, p3 might turn off, leaving only the weak p2 to provide drive to the load. To prevent this happening, you need to ensure that the load doesn't draw more than the IOH spec for a valid V<sub>OH</sub>. The idea is to make sure the pin voltage never falls below its own V<sub>IH</sub>MIN specification.

### **Power Consumption**

The main reason for going to CMOS, of course, is to conserve power. (There are other reasons, but this



another House See Figure 5. 80C51BH Output Drivers for Ports 1, 2 and 3.

is the main one.) Conserving power doesn't mean just reducing your electric bill. Nor does it necessarily relate to battery operation, although battery operation without CMOS is pretty unhandy. The main reason for conserving power is to be able to put more functionality into a smaller space. The reduced power consumption allows the use of smaller and lighter power supplies, and less heat being generated allows denser packaging of circuit components. Expensive fans and blowers can usually be eliminated.

A cooler running chip is also more reliable, since most random and wearout failures relate to die temperature. And finally, the lower power dissipation will allow more functions to be integrated onto the chip.

The reason CMOS consumes less power than NMOS is that when it's in a stable state there is no path of conduction from V<sub>CC</sub> to V<sub>SS</sub> except through various leakage paths. CMOS does draw current when it's changing states. How much current it draws depends on how often and how quickly it changes states.

CMOS circuits draw current in sharp spikes during




Figure 6. 80C51BH ICC vs. clock frequency.

logical transitions. These current spikes are made up of two components. One is the current that flows during the transition time when pullup and pulldown FETs are both active. The average (DC) value of this component is larger when the transition times of the input signals are longer. For this reason, if the current draw is a critical factor in the design, slow rise and fall times should be avoided, even when the system speed doesn't seem to justify a need for nanosecond switching speeds.

The other component is the current that charges stray and load capacitance at the nodes of a CMOS logic gate. The average value of this current spike is its area (integral over time) multiplied by its rep rate. Its area is the amount of charge it takes to raise the node capacitance, C, to V<sub>CC</sub>. That amount of charge is just C x V<sub>CC</sub>. So the average value of the current spike is C x V<sub>CC</sub> x f, where f is the clock frequency.

This component of current increases linearly with clock frequency. For minimal current draw, the 80C51BH-2 is spec'd to run at frequencies as low as 500kHz.

Keep in mind, though, that other component of current that is due to slow rise and fall times. A sinusoid is not the optimal waveform to drive the XTAL1 pin with. Yet crystal oscillators, including the one on the 80C51BH, generate sinusoidal waveforms. Therefore, if the on-chip oscillator is being used, you can expect the device to draw more current at 500kHz than it does at 1.5MHz, as shown in Figure 6. If you derive a good sharp square wave from an external oscillator, and use that to drive XTAL1, then the microcontroller will draw less current. But the external oscillator will probably make up the difference.

The 80C51BH has two power-saving features not available in the HMOS devices. These are the Idle and Power Down modes of operation. The on-chip hardware that implements these reduced power modes is shown in Figure 7. Both modes are invoked by software.




Figure 7. Oscillator and Clock Circuitry showing Idle and Power Down hardware.

Idle: In the Idle Mode (IDL = 0 in Figure 7), the CPU puts itself to sleep by gating off its own clock. It doesn't stop the oscillator. It just stops the internal clock signal from getting to the CPU. Since the CPU draws 80 to 90 percent of the chip's power, shutting it off represents a fairly significant power savings. The on-chip peripherals (timers, serial port, interrupts, etc.) and RAM continue to function as normal. The CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, and all other registers maintain their data during Idle.

The Idle Mode is invoked by setting bit 0 (IDL) of the PCON register. PCON is not bit-addressable, so the bit has to be set by a byte operation, such as

ORLand PCON,#1oms tarff tooV of D sonstioness

The PCON register also contains flag bits GF0 and GF1, which can be used for any general purposes, or to give an indication if an interrupt occurred during normal operation or during Idle. In this application, the instruction that invokes Idle also sets one or both of the flag bits. Their status can then be checked in the interrupt routines.

While the device is in the Idle mode, ALE and PSEN emit logic high (VOH), as shown in Figure 8. This is so external EPROM can be deselected and have its output disabled.

The port pins hold the logical states they had at the time the Idle was activated. If the device was executing out of external program memory, Port 0 is left in a high impedance state and Port 2 continues to emit the high byte of the program counter (using the strong pullups to emit 1s). If the device was executing out of internal program memory, Ports 0 and 2 continue to emit whatever is in the P0 and P2 registers.

There are two ways to terminate Idle. Activation of any enabled interrupt will cause the hardware to clear bit 0 of the PCON register, terminating the Idle mode. The interrupt will be serviced, and following RETI the next instruction to be executed will be the one following the instruction that invoked Idle.

The other way is with a hardware reset. Since the clock oscillator is still running, RST only needs to be held active for two machine cycles (24 oscillator periods) to complete the reset. Note that this exit from Idle writes 1s to all the ports, initializes all SFRs to their reset values, and restarts program execution from location 0.

**Power Down**: In the Power Down Mode ( $\overline{PD}=0$  in Figure 7), the CPU puts the whole chip to sleep by turning off the oscillator. In case it was running from an external oscillator, it also gates off the path to the internal phase generators, so no internal clock is generated even if the external oscillator is still running. The on-chip RAM, however, saves its data, as long as VCC is maintained. In this mode the only ICC that flows is leakage, which is normally in the micro-amp range.

The Power Down Mode is invoked by setting bit 1 in the PCON register, using a byte instruction such as

ORL PCON.#2

While the device is in Power Down, ALE and PSEN emit lows (V<sub>OL</sub>), as shown in Figure 8. The reason they are designed to emit lows is so that power can be removed from the rest of the circuit, if desired, while the 80C51BH is in its Power Down mode.

The port pins continue to emit whatever data was written to them. Note that Port 2 emits its P2 register data even if execution was from external program

	Internal	Execution	External Execution	
Pin	Idle	Power Down	Idle	Power Down
ALE	1	0	1 ,	0
PSEN/	U90 ≪− <b>1</b>	10L 0	0.1	0
P0	SFR data	SFR data	high-Z	high-Z
P1	SFR data	SFR data	SFR data	SFR data
P2 TROS II	SFR data	SFR data	PCH	SFR data
P3	SFR data	SFR data	SFR data	SFR data

Figure 8. Status of Pins in Idle and Power Down Modes. "SFR data" means the port pins emit their internal register data. "PCH" is the high byte of the Program Counter.

memory. Port 0 also emits its P0 register data, but if execution was from external program memory, the P0 register data is FF. The oscillator is stopped, and the part remains in this state as long as V<sub>CC</sub> is held, and until it receives an external reset signal.

The only exit from Power Down is a hardware reset. Since the oscillator was stopped, RST must be held active long enough for the oscillator to re-start and stabilize. Then the reset function initializes all the Special Function Registers (ports, timers, etc.) to their reset values, and re-starts the program from location 0. Therefore, timer reloads, interrupt enables, baud rates, port status, etc. need to be re-established. Reset does not affect the content of the on-chip data RAM. If VCC was held during Power Down, the RAM data is still good.

### Using the Power Down Mode

The software-invoked Power Down feature offers a means of reducing the power consumption to a mere trickle in systems which are to remain dormant for some period of time, while retaining important data.

The user should give some thought to what state the port pins should be left in during the time the clock is stopped, and write those values to the port latches before invoking Power Down.

If V<sub>CC</sub> is going to be held to the entire circuit, one would want to write values to the port latches that would deselect peripherals before invoking Power Down. For example, if external memory is being used, the P2 SFR should be loaded with a value which will not generate an active chip select to any memory device.

In some applications,  $V_{CC}$  to part of the system may be shut off during Power Down, so that even quiescent and standby currents are eliminated. Signal lines that connect to those chips must be brought to a logic low, whether the chip in question is CMOS, NMOS, or TTL, before  $V_{CC}$  is shut off to them. CMOS pins have parasitic pn junctions to  $V_{CC}$ , which will be forward biased if  $V_{CC}$  is reduced to zero while the pin is held at a logic high. NMOS pins often have FETs that look like diodes to  $V_{CC}$ . TTL circuits may actually be damaged by an input high if  $V_{CC}=0$ . That's why the 80C51BH outputs lows at ALE and PSEN during Power Down.

Figure 9 shows a circuit that can be used to turn V<sub>CC</sub> off to part of the system during Power Down. The circuit will ensure that the secondary circuit is not deenergized until after the 80C31BH is in Power Down, and that the 80C31BH does not receive a reset (terminating the Power Down mode) before the secondary circuit is re-energized. Therefore, the program memory itself can be part of the secondary circuit.




Figure 9. The 80C31BH de-energizes part of the circuit (VCC2) when it goes into Power Down.

Selections of R and Q2 depend on VCC2 current draw.

The reset function writes 1s to all the port pins. The 1 at P2.6 turns Q1 on, enabling V<sub>CC</sub> to the secondary circuit through transistor Q2. As the 80C31BH comes out of reset, Port 2 commences emitting the high byte of the Program Counter, which results in the P2.7 and P2.6 pins outputting 0s. The 0 at P2.7 ensures continuation of V<sub>CC</sub> to the secondary circuit.

The system software must now write a 1 to P2.7 and a 0 to P2.6 in the Port 2 SFR, P2. These values will not appear at the Port 2 pins as long as the device is fetching instructions from external program memory. However, whenever the 80C31BH goes into Power Down, these values will appear at the port pins, and will shut off both transistors, disabling V<sub>CC</sub> to the secondary circuit.

Closing the switch S1 re-energizes the secondary circuit, and at the same time sends a reset through C2 to the 80C31BH to wake it up. The diode D1 is to prevent C1 from hogging current from C2 during this secondary reset. D2 prevents C2 from discharg-




Figure 10. Using power MOSFETs to control VCC2.

circuit goes to zero.

Using Power MOSFETs to Control VCC

Power MOSFETs are gaining in popularity (and availability). The easiest way to control V<sub>CC</sub> is with a Logic Level pFET, as shown in Figure 10A. This circuit allows the full V<sub>CC</sub> to be used to turn the device on. Unfortunately, power pFETs are not economically competitive with bipolar transistors of comparable ratings.

Power nFETs are both economical and available, and can be used in this application if a DC supply of higher voltage is available to drive the gate. Figure 10B shows how to implement a VCC switch using a power nFET and a (nominally) + 12V supply. The problem here is that if the device is on, its source voltage is +5V. To maintain the on state, the gate has to be another 5 or 10V above that. The "12V" supply is not particularly critical. A minimally filtered, unregulated rectifier will suffice.

### Battery Backup Systems

Here we consider circuits that normally draw power from the AC line, but switch to battery operation in the event of a power failure. We assume that in battery operation high-current loads will be allowed to die along with the AC power. The system may continue then with reduced functionality, monitoring a control transducer, perhaps, or driving an LCD. Or it may go into a bare-bones survival mode, in which critical data is saved but nothing else happens till AC power is restored.

In any case it is necessary to have some early warning of an impending power failure so that the system can arrange an orderly transfer to battery power. Early warning systems can operate by monitoring either the AC line voltage or the unregulated rectifier output, or even by monitoring the regulated DC voltage.

Monitoring the AC line voltage gives the earliest warning. That way you can know within one or two half-cycles of line frequency that AC power is down. In most cases you then have at least another half-cycle of line frequency before the regulated V<sub>CC</sub> starts to fall. In a half-cycle of line frequency an 80C51BH can execute about 5,000 instructions — plenty of time to arrange an orderly transfer of power.

The circuit in Figure 11 uses a Zener diode to test the line voltage each half cycle, and a junction transistor to pass the information on to the 80C51BH. (Obviously a voltage comparator with a suitable reference source can perform the same function, if one






Figure 11. Power Failure Detector with Battery Backup. When AC power fails, VCC1 goes down and VCC2 is held.

prefers.) The way it works is if the line voltage reaches an acceptably high level, it breaks over Z1, drives Q1 to saturation, and interrupts the 80C51BH. The interrupt would be transition-activated, in this application. The interrupt service routine reloads one of the C51BH's timers to a value that will make it roll over in something between one and two half-cycles of line frequency. As long as the line voltage is healthy, the timer never rolls over, because it is reloaded every half cycle. If there is a single half cycle in which the line voltage doesn't reach a high enough level to generate the interrupt, the timer rolls over and generates a timer interrupt.

The timer interrupt then commences the transition to battery backup. Critical data needs to be copied into protected RAM. Signals to circuits that are going to lose power must be written to logic low. Protected circuits (those powered by V<sub>CC</sub>2) that communicate with unprotected circuits must be deselected. The microcontroller itself may be put into Idle, so that it can continue some level of interrupt-driven functionality, or it may be put into Power Down.

Note that if the CPU is going to invoke Power Down, the Special Function Registers may also need to be copied into protected RAM, since the reset that terminates the Power Down mode will also initialize all the SFRs to their reset values.

The circuit in Figure 11 does not show a wake-up mechanism. A number of choices are available, however. A pushbutton could be used to generate an interrupt, if the CPU is in Idle, or to activate reset, if the CPU is in Power Down.

Automatic wake-up on power restoration is also possible. If the CPU is in Idle, it can continue to respond to any interrupts that might be generated by Q1. The interrupt service routine determines from the status of flag bits GF0 and GF1 in PCON that it is in Idle because there was a power outage. It can then sample V<sub>CC</sub>1 through a voltage comparator similar to Z1, Q1 in Figure 11. A satisfactory level of V<sub>CC</sub>1 would be indicated by the transistor being in saturation.

But perhaps you can't spare the timer that is the key to the operation of the circuit in Figure 11. In that case a retriggerable one-shot, triggered by the AC line voltage, can perform essentially the same function. Figure 12 shows an example of this type of power failure detector. A retriggerable one-shot (one half of a 74HC123) monitors the AC line voltage through transistor Q1. Q1 retriggers the one-shot every half cycle of line frequency. If the output pulse width is between one and two half-cycles of line frequency, then a single missing or low half cycle will generate an active low warning flag, which can be used to interrupt the microcontroller.

The interrupt routine takes care of the transition to battery back-up. From this point V<sub>CC</sub>1 may or may not actually drop out. The missing half-cycle of line voltage that caused the power down sequence may have been nothing more than a short glitch. If the AC line comes back strong enough to trigger the one-shot while V<sub>CC</sub>1 is still up (as indicated by the state of transistor Q2), then the other half of the 74HC123 will generate a wake-up signal.

Having been awakened, the 80C51BH will stay




Figure 12. Power Failure Detector uses retriggerable one-shots to flag impending power outage and generate automatic wake-up when power returns.

awake for at least another half-cycle of line frequency (another 5,000 or so instructions) before possibly being told to arrange another transfer of power. Consequently, if the line voltage is jittering erratically around the switchover point (determined by diode Z1), the system will limp along executing in half-cycle units of line frequency.

On the other hand, if the power outage is real and lengthy,  $V_{CC}1$  will eventually fall below the level at which the backup battery takes over. The backup battery maintains power to the 80C51BH, and to the 74HC123, and to whatever other circuits are being protected during this outage. The battery voltage must be high enough to maintain  $V_{CC}$ MIN specs to the the 80C51BH.

If the microcontroller is an 80C31BH, executing out of external ROM, and if the C31BH is put into Idle during the power outage, then the external ROM must also be supplied by the battery. On the other hand, if the C31BH is put into Power Down during the outage, then the ROM can be allowed to die with the AC power. The considerations here are the same as in Figure 9: V<sub>CC</sub> to the ROM is still up at the time Power Down is invoked, and we must ensure (through selection of diode Z2 in Figure 12) that the 80C31BH is not awakened till ROM power is back in spec.

### Power Switchover Circuits and a A yoneuper

Battery backup systems need to have a way for the protected circuits to draw power from the line-operated power supply when that source is available, and to switch over to battery power when required. The switchover circuit is simple if the entire system is to be battery powered in the event of a line power outage. In that case a pair of diodes suffice, as shown in Figure 12, provided V<sub>CC</sub>MIN specs are still met after the diode drop has been subtracted from its respective power source.

The situation becomes more complicated when part of the circuit is going to be allowed to die when the AC power goes out. In that case it is difficult to maintain equal VCCs to protected and unprotected circuits (and possibly dangerous not to).

The problem can be alleviated by using a Schottky diode instead of a 1N4001, for its lower forward voltage drop. The 1N5820, for example, has a forward drop of about 0.35V at 1A.

Other solutions are to use a transistor or power MOS-FET switch, as shown in Figure 13. With minor modifications this switch can be controlled by port pins.






Figure 13. Power Switchover Ckts.

### 80C31BH + CHMOS EPROM

The 27C64 and 87C64 are Intel's 8K byte CHMOS EPROMs. The 27C64 requires an external address latch, and can be used with the 80C31BH as shown in Figure 14A. In most 8031 + 2764 (HMOS) appli-

cations, the 2764's Chip Enable ( $\overline{\text{CE}}$ ) pin is hardwired to ground (since it's normally the only program memory on the bus). This can be done with the CHMOS versions as well, but there is some advantage in connecting  $\overline{\text{CE}}$  to ALE, as shown in Figure 14. The advantage is that if the 80C31BH is put into Idle mode, since ALE goes to a 1 in that mode, the 27C64 will be deselected and go into a low current standby mode.

The timing waveforms for this configuration are shown in Figure 14B. In Figure 14B the signals and timing parameters in parentheses are those of the 27C64, and the others are of the 80C31BH, except Tprop is a parameter of the address latch. The requirements for timing compatibility are

If the application is going to use the Power Down mode then we have another consideration: In Idle, ALE =  $\overrightarrow{PSEN} = 1$ , and in Power Down, ALE =  $\overrightarrow{PSEN} = 0$ . In a realistic application there are likely to be more chips in the circuit than are shown in Figure 14, and it is likely that the nonessential ones will have their V<sub>CC</sub> removed while the CPU is in Power Down. In that case the EPROM and the address latch should be among the chips that have V<sub>CC</sub> removed, and logic lows are exactly what are required at ALE and  $\overrightarrow{PSEN}$ .

But if V<sub>CC</sub> is going to be maintained to the EPROM during Power Down, then it will be necessary to de-




Figure 14a. 80C31BH + 27C64.




Figure 14b. Timing Waveforms for 80C31BH + 27C64.

select the EPROM when the CPU is in Power Down. If Idle is never invoked,  $\overline{\text{CE}}$  of the EPROM can be connected to P2.7 of the 80C31BH, as shown in Figure 15A. In normal operation, P2.7 will be emitting the MSB of the Program Counter, which is 0 if the program contains less than 32K of code. Then when the CPU goes into Power Down, the Port 2 pins emit P2 SFR data, which puts a 1 at P2.7, thus deselecting the EPROM.

If Idle and Power Down are both going to be used,  $\overline{\text{CE}}$  of the EPROM can be driven by the logical OR of ALE and P2.7, as shown in Figure 15B. In Idle, ALE = 1 will deselect the EPROM, and in Power Down, P2.7 = 1 will deselect it.




Figure 15. Modifications to 80C31BH/27C64 interface.

Pulldown resistors are shown in Figure 14 under the assumption that something on the bus is going to have its  $V_{CC}$  removed during Power Down. If this is not the case, pullups can be used as well as pulldowns.

The 87C64 is like the 27C64 except that it has an on-chip address latch. The Port 0 pins are tied to both address and data pins of the 87C64, as shown in Figure 16. ALE drives the EPROM's ALE/CS input. During ALE high, the address information is allowed to flow into the EPROM and begin accessing the code byte. On the falling edge of ALE the address byte is internally latched. The A0–A7 inputs are then ignored and the same bus lines are used to transmit the fetched code byte from the O0–O7 pins back to the 80C31BH.

The timing waveforms for this configuration are shown in Figure 16B. In Figure 16B the signals and timing parameters in parentheses are those of the 87C64, and the others are of the 80C31BH. The requirements for timing compatibility are

```
TLHLL > ILL TRACE TO BE TO BE
```

The same considerations apply to the 87C64 as to the 27C64 with regards to the Idle and Power Down modes. Basically you want  $\overline{CS} = \frac{1}{OE}$  if  $V_{CC}$  is maintained to the EPROM, and  $\overline{CS} = \overline{OE} = 0$  if  $V_{CC}$  is removed.

### Scanning a Keyboard

There are many different kinds of keyboards, but alphanumeric keyboards generally consist of a matrix of 8 scan lines and 8 receive lines as shown in Figure 17. Each set of lines connects to one port of the microcontroller. The software has written 0s to the scan lines, and 1s to the receive lines. Pressing a key connects a scan line to a receive line, thus pulling the receive line to a logic low.

The 8 receive lines are ANDed to one of the external of interrupt pins, so that pulling any of the receive lines low generates an interrupt. The interrupt service routine has to identify the pressed key, if only one key is down, and convert that information to some useful output. If more than one key in the line matrix is found to be pressed, no action is taken. (This is a "two key lock-out" scheme.)

On some keyboards, certain keys (Shift, Control, Escape, etc.) are not a part of the line matrix. These keys would connect directly to a port pin on the microcontroller, and would not cause lock-out if pressed simultaneously with a matrix key, nor generate an interrupt if pressed singly.

Normally the microcontroller would be in Idle mode when a key has not been pressed, and another task is not in progress. Pressing a matrix key generates an interrupt, which terminates the Idle. The interrupt service routine would first call a 30 msec (or so) delay to debounce the key, and then set about the task of identifying which key is down.

First, the current state of the receive lines is latched into an internal register. If a single key is down, all but one of these lines would be read as 1s. Then 0s are written to the receive lines and 1s to the scan lines, and the scan lines are read. If a single key is




Figure 16a. 80C31BH + 87C64.




Figure 16b. Timing Waveforms for 80C31BH + 87C64.

down, all but one of these lines would be read as 1s. By locating the single 0 in each set of lines, the pressed key can be identified. If more than one matrix key is down, one or both sets of lines will contain multiple 0s.

A subroutine is used to determine which of 8 bits in either set of lines is 0, and whether more than one bit is 0. Figure 18 shows a subroutine (SCAN) which does that using the 8051's bit-addressing capability. To use the subroutine, move the line data into a bit-addressable RAM location named LINE, and call the SCAN routine. The number of LINE bits which are zero is returned in ZERO\_COUNTER. If only one bit is zero, its number (1 through 8) is returned in ZERO\_BIT.

The interrupt service routine that is executed in response to a key closure might then be as follows:

RESPONS	E_TO_KEY_CLOS	keyboards, cer:anu	
	CALL and edit h	DEBOUNCE_DELAY	
	MOV	LINE,P1; toennoo bi	;See Figure 17
	CALL		crocontrol
	DJNZ	ZERO_COUNTER, REJEC	CT
	MOV	ADDRESS, ZERO_BIT	
	MOV	P2,#0FFH;	;See Figure 17
	MOV	P1,#0	
	MOV	LINE,P2	
	CALL IS bears	SCAN	
	DJNZ	ZERO_COUNTER,REJEC	is not inTO
	XCH	A,ZERO_BIT	
	SWAP	A	
	ORL	ADDRESS,A	
	XCH	A,ZERO_BIT	
	MOV	P1,#0FFH	
	MOV	P2,#0	
REJECT:	CLR	EX0	
	RETI		

Notice that RESPONSE\_TO\_KEY\_CLOSURE




Figure 17. Scanning a Keyboard.

SCAN:	MOV	ZERO_COUNTER, #0 ; ZERO_COUNTER counts the number of Os in LINE.
	JB	LINE. O, DNE ; Test LINE bit 0.
	INC	ZERO_COUNTER       If LINE. O = 0, increment ZERO_COUNTER
	MOV	ZERO_BIT, #1 ; and record that line number 1 is active.
ONE:	JB	LINE 1, TWO ; Procedure continues for other LINE bits.
	INC	ZERO_COUNTER ARMY TAMES STATE 18T 8T38
	MOV	ZERO_BIT, #2 Line number 2 is active. 1909
TWO:	JB	LINE. 2, THREE
	INC	29 ZERO_COUNTER Itany between ed ton ille noitourtant tran edt
	MOV	ZERO_BIT,#3 ; Line number 3 is active.
THREE:	JB	LINE. 3, FOUR THAT HAS GOOD IN THE SLOT
	INC	(N ZERO_COUNTER #1170179 03 A368 ) IT9 9.13
	MOV	
FOUR:	JB	LINE. 4, FIVE breedual eunianed t
	INC	ZERO_COUNTER
	MOV	ZERO_BIT, #5 ; Line number 5 is active.
FIVE:	JB	LINE. 5, SIX
	INC	ZERO_COUNTER
	MOV	ZERO_BIT,#6 ; Line number 6 is active.
SIX:	JB	cal reaction rakes place in the LCD which causes tasks are no NAVA . SAIL Land
	INC	ZERO_COUNTER to your letevan himil act to english leutreup has not sometimental
	MUV	
SEVEN:	JB	LINE. 7, EIGHT
	INC	o prevent this happening, the baseplane and all the sension and plant in the property of
	MOV	ZERO_BIT, #8 mg en; Line number 8 is active. As diw nevab ens almenge
EIGHT:	RET	

Figure 18. Subroutine SCAN determines which of 8 bits in LINE is zero.

does not change the Accumulator, the PSW, nor any of the registers R0 through R7. Neither do SCAN or DEBOUNCE\_DELAY.

What we come out with then is a one-byte key address (ADDRESS) which identifies the pressed key. The key's scan line number is in the upper nibble of ADDRESS, and its receive line number is in the lower nibble. ADDRESS can be used in a look-up table to generate a key code to transmit to a host computer, and/or to a display device.

The keyboard interrupt itself must be edge-triggered, rather than level-activated, so that the interrupt routine is invoked when a key is pressed, and is not constantly being repeated as long as the key is held down. In edge-triggered mode, the on-chip hardware clears the interrupt flag (EXO, in this case) as the service routine is being vectored to. In this application, however, contact bounce will cause several more edges to occur after the service routine has been vectored to, during the DEBOUNCE\_DELAY routine. Consequently it is necessary to clear EXO again in software before executing RETI.

The debounce delay routine also takes advantage of the Idle mode. In this routine a timer must be preloaded with a value appropriate to the desired length of delay. This value would be

For example, with a 3.58MHz oscillator frequency, a 30 msec delay could be obtained using a preload value of -8950, or DD0A, in hex digits.

In the debounce delay routine (Figure 19), the timer interrupt is enabled and set to a higher priority than the keyboard interrupt, because as we invoke Idle. the keyboard interrupt is still "in progress." An interrupt of the same priority will not be acknowledged, and will not terminate the Idle mode. With the timer interrupt set to priority 1, while the keyboard interrupt is a priority 0, the timer interrupt, when it occurs, will be acknowledged and will wake up the CPU. The timer interrupt service routine does not itself have to do anything. The service routine might be nothing more than a single RETI instruction. RETI from the timer interrupt service routine then returns execution to the debounce delay routine, which shuts down the timer and returns execution to the keyboard service One of the 800518H's timers is used to mark eniturn

# Driving an LCD delice was bloode molevew

An LCD (Liquid Crystal Display) consists of a backplane and any number of segments or dots which will be used to form the image being displayed. Applying a voltage (nominally 4 or 5V) between any segment and the backplane causes the segment to darken. The only catch is that the polarity of the applied voltage has to be periodically reversed, or else a chem-

```
DEBOUNCE_DELAY:
            TL1, #TL1_PRELOAD ; Preload low byte.
         TH1, #TH1_PRELOAD; Preload high byte.
            ET1 ... Enable Timer 1 interrupt.
     SETB
     SETB PT1 - Set Timer 1 interrupt to high priority.
                          ; Start timer running.
     SETB
            PCON, #1 Jinvoke Idle mode.
     ORL
 The next instruction will not be executed until the delay times out.
            TR1
                          ; Stop the timer.
     CLR
                          ; Back to priority O (if desired).
     CLR
            PT1
                 Disable Timer 1 interrupt (if desired)
     CLR
            ET1
     RET
                          ; Continue keyboard scan.
```

Figure 19. Subroutine DEBOUNCE\_DELAY puts the 80C51BH into Idle during the delay time.

ical reaction takes place in the LCD which causes deterioration and eventual failure of the liquid crystal.

To prevent this happening, the backplane and all the segments are driven with an AC signal, which is derived from a rectangular voltage waveform. If a segment is to be "off" it is driven by the same waveform as the backplane. Thus it is always at backplane potential. If the segment is to be "on" it is driven with a waveform that is the inverse of the backplane waveform. Thus it has about 5V of periodically changing polarity between it and the backplane.

With a little software overhead, the 80C51BH can perform this task without the need for additional LCD drivers. The only drawback is that each LCD segment uses up one port pin, and the backplane uses one more. If more than, say, two 7-segment digits are being driven, there aren't many port pins left for other tasks. Nevertheless, assuming a given application leaves enough port pins available to support this task, the considerations for driving the LCD are as follows.

Suppose, for example, it is a 2-digit display with a decimal point. One port (TENS\_DIGIT) connects to the 7 segments of the tens digit plus the backplane. Another port (ONES\_DIGIT) connects to a decimal point plus the 7 segments of the ones digit.

One of the 80C51BH's timers is used to mark off half-periods of the drive voltage waveform. The LCD drive waveform should have a rep rate between 30 and 100 Hz, but it's not very critical. A half-period of 12 msec will set the rep rate to about 42 Hz. The preload/reload value to get 12 msec to rollover is the 2's complement negative of the oscillator frequency in kHz: If the oscillator frequency is 3.58MHz, the reload value is -3580, or F204 in hex digits.

Now, the 80C51BH would normally be in Idle, to conserve power, during the time that the LCD and other

tasks are not requiring servicing. When the timer rolls over it generates an interrupt, which brings the 80C51BH out of Idle. The service routine reloads the timer (for the next rollover), and inverts the logic levels of all the pins that are connected to the LCD. It might look like this:

```
LCD_DRIVE_INTERRUPT:

MOV TL1,#LOW(-XTAL_FREQ)

MOV TH1,#HIGH(-XTAL_FREQ)

XRL TENS_DIGIT,#0FFH

XRL ONES_DIGIT,#0FFH

RETI
```

To update the display, one would use a look-up table to generate the characters. In the table, "on" segments are represented as 1s, and "off" segments as 0s. The backplane bit is represented as a 0. The quantity to be displayed is stored in RAM as a BCD value. The look-up table operates on the low nibble of the BCD value, and produces the bit pattern that is to be written to either the ones digit or the tens digit. Before the new patterns can be written to the LCD, the LCD drive interrupt has to be disabled. That is to prevent a polarity reversal from taking place between the times the two digits are written. An update subroutine is shown in Figure 20.

### Using an LCD Driver v gried at entities entitles

As was noted, driving an LCD directly with an 80C51BH uses a lot of port pins. LCD drivers are available in CMOS to interface an 80C51BH to a 4-digit display using only 7 of the C51BH's I/O pins. Basically, the C51BH tells the LCD driver what digit is to be displayed (4 bits) and what position it is to be displayed in (2 bits), and toggles a Chip Select pin to tell the driver to latch this information. The LCD driver generates the display characters (hex digits), and takes care of the polarity reversals using its own RC oscillator to generate the timing.



Figure 25 shows an 80C51BH working with an ICM7211M to drive a 4-digit LCD, and the software that updates the display.

One could equally well send information to the LCD driver over the bus. In that case, one would set up the Accumulator with the digit select and data input bits, and execute a MOVX @ R0,A instruction. The LCD driver's chip select would be driven by the CPU's WR signal. This is a little easier in software than the direct bit manipulation shown in Figure 21. However, it uses more I/O pins, unless there is already some external memory involved. In that case, no extra pins are used up by adding the LCD driver to the bus.

### **Resonant Transducers**

Analog transducers are often used to convert the value of a physical property, such as temperature, pressure, etc., to an analog voltage. These kinds of transducers then require an analog-to-digital converter to put the measurement into a form that is compatible with a digital control system. Another kind of transducer is now becoming available that encodes the value of the physical property into a signal that can be directly read by a digital control system. These devices are called resonant transducers.

Resonant transducers are oscillators whose frequency depends in a known way on the physical property being measured. These devices output a train of rectangular pulses whose repetition rate encodes the value of the quantity being measured. The pulses can in most cases be fed directly into the 80C51BH, which then measures either the frequency or period of the incoming signal, basing the measurement on the accuracy of its own clock oscillator. The 80C51BH can even do this in its sleep; that is, in Idle.

When the frequency or period measurement is completed, the C51BH wakes itself up for a very short time to perform a sanity check on the measurement and convert it in software to any scaling of the measured quantity that may be desired. The software conversion can include corrections for nonlinearities in the transducer's transfer function.

Resolution is also controlled by software, and can even be dynamically varied to meet changing needs as a situation becomes more critical. For example, in a process controller you can increase your resolution ("fine tune" the control, as it were) as the process approaches its target.

The nominal reference frequency of the output signal from these devices is in the range of 20Hz to 500kHz, depending on the design. Transducers are available that have a full scale frequency shift of 2 to 1. The transducer operates from a supply voltage range of 3V to 20V, which means it can operate from the same supply voltage as the 80C51BH. At 5V, the transducer draws less than 5 mA (reference 7). It can normally be connected directly to one of the C51BH's port pins, as shown in Figure 22.

### **Frequency Measurements**

Measuring a frequency means counting pulses for a known sample time. Two timer/counters can be used, one to mark off the sample time and one to count pulses. If the frequency being counted doesn't exceed 50kHz or so, one may equally well connect the transducer signal to one of the external interrupt pins, and count pulses in software. That frees up one timer, with very little cost in CPU time.

The count that is directly obtained is TxF, where T is the sample time and F is the frequency. The full scale

```
UPDATE_LCD: 800 =
      CLRseaseET1 of styd wol to stdd; Disable LCD drive interrupt.
             DPTR, #TABLE_ADDRESS ; Look-up table begins at TABLE_ADDRESS A, BCD_VALUE ; Digits to be displayed.
       MOV
       SWAP
                                   ; Move tens digit to low nibble.
       ANL
            A,#OFH a prise of H2M ; Mask off high nibble.
       MOVC
       MOV
              TENS_DIGIT: A sid sand ; Update LCD tens digit.
             A, #OFH YO of and a said ; Mask off tens digit.
       MOV
       ANL
       MOVC A, @A+DPTR stad of YO ; Ones digit pattern to accumulator.
            MOV
       MOV
       MOU
       SETBean ET1 noistanant 1-of-0 ; Re-enable LCD drive interrupt.
```

i Low byte of 4-digit display

Figure 20. UPDATE\_LCD routine writes two digits to an LCD.

AP-252

"lofrii

range is Tx(Fmax-Fmin). For n-bit resolution

thoris view is not quite 
$$\frac{Tx(Fmax-Fmin)}{|x| + |x|} = \frac{Tx(Fmax-Fmin)}{|x| + |x|} = \frac{Tx(Fmax$$


Therefore the sample time required for n-bit resolution is

$$T = \frac{2^n}{\text{Fmax-Fmin}}$$

For example, 8-bit resolution in the measurement of

a frequency that varies between 7kHz and 9kHz would require, according to this formula, a sample time of 128 msec. The maximum acceptable frequency count would be 128 msec x 9kHz = 1152 counts. The minimum would be 896 counts. Subtracting 896 from each frequency count (or presetting the frequency counter to -896 = 0FC80H) would allow the frequency to be reported on a scale of 0 to FF in hex digits.

direct bit manipulation shown in Figure 21. However,



inuco of and bins amil algmes and Figure 21a. Using an LCD driver, it no yew rework an abneque yoneup

```
UPDATE LCD: Ismatxa off to and of lengte repub
emil end C MOV 16 A. DISPLAY_HI ed ; High byte of 4-digit display end belon ed sesso som
         SETB OF DIGIT_SELECT_2 vi Select leftmost digit of LCD. To the analysis me
                                     (Digit address #e118.) sem en prized Isopia primos
         SETB
                  DIGIT_SELECT_1
                                     High nibble of high byte to selected digit.
         CALL
                  SHIFT AND LOAD ;
                                     Select second digit of LCD (address = 10B)
                  DIGIT_SELECT_1 ; Select second digit of LCD (address = 10B)
SHIFT_AND_LOAD ; Low nibble of high byte to selected digit.
         CLR
         CALL
         MOV
                  A, DISPLAY_LO
                                   ; Low byte of 4-digit display.
          CLR
                  DIGIT_SELECT_2
                                   ; Select third digit of LCD.
          SETB
                  DIGIT SELECT 1 ;
                                     (Digit address = O1B.)
         CALL
                  SHIFT_AND_LOAD ; High nibble of low byte to selected digit.
                                   ; Select fourth digit (address = OOB) 901 BTAGGU
         CLR
                  DIGIT_SELECT_1
         CALL
                  SHIFT_AND_LOAD | Low nibble of low byte to selected digit.
 LOGG-Up table begins at TATAR ADDRESS
 SHIFT_AND_LOAD: not of digit ener evol RLC Anidde dead the teem
                                           ; MSB to carry bit (CY).
         MOV
                  DATA_INPUT_B3, Ch amaT
                                           ; CY to Data Input pin B3.
         RLC
                                           ; Next bit to CY.
         MOV
                  DATA_INPUT_B2, Carred
                                           ; CY to Data Input pin B2
         RLC
                                           ; Next bit to CY. Hade A
         MOV
                  DATA_INPUT_B1, C
                                           ; CY to Data Input pin B1.
         RLC
                                           ; Last bit to CY.
         MOV DATA_INPUT_BO, C
                                           ; CY to Data Input pin BO.
                                           ; Toggle Chip Select.
         SETB
               CHIP_SELECT sidena-side ; O-to-1 transition latches info
         RET
```

Figure 21b. UPDATE\_LCD routine writes 4 digits to an LCD driver.




Figure 22. Resonant Transducer does not require an A/D converter.

To implement the measurement, one timer is used to establish the sample time. The timer is preset to a value that causes it to roll over at the end of the sample time, generating an interrupt and waking the CPU from its Idle mode. The required preset value is the 2's complement negative of the sample time measured in machine cycles. The conversion from sample time to machine cycles is to multiply it by 1/12 the clock frequency. For example, if the clock frequency is 12MHz, then a sample time of 128 msec is

(128 msec)x(12000kHz)/12 = 128000 machine cycles.

Then the required preset value to cause the timer to roll over in 128 msec is

Note that the preset value is 3 bytes wide, whereas the timer is only 2 bytes wide. This means the timer must be augmented in software in the timer interrupt routine to three bytes. The 80C51BH has a DJNZ instruction (decrement and jump if not zero) that makes it easier to code the third timer byte to count down instead of up. If the third timer byte counts down, its reload value is the 2's complement of what it would be for an up-counter. For example, if the 2's complement of the sample time is FE0C00, then the reload value for the third timer byte would be 02, instead of FE. The timer interrupt routine might then External Clock Drive: To drive the HMOS 8051 with

of TIMER\_INTERRUPT\_ROUTINE: langle slools lamable in

and avino DJNZ THIRD\_TIMER\_BYTE,OUT

sVOMal, one must CHMOS 8051 with an extern0#,0JTc

-noonu nig MOV THO, #OCH

THIO\_TIMERBYTE.#2 VOM that in the

FREQUENCY,COUNTER\_LO MOV

:Preset COUNTER to - 896:

COUNTER\_LO,#80Holinioaen fid-8 ent COUNTER\_\_HI,#0FCH

OUT: RETI

At this point the value of the frequency of the transducer signal, measured to 8 bit resolution, is contained in FREQUENCY. Note that the timer can be reloaded on the fly. Note too that for 8-bit resolution only the low byte of the frequency counter needs to be read, since the high byte is necessarily 0. However, one may want to test the high byte to ensure that it is zero, as a sanity check on the data. Both bytes, of course must be reloaded.

### **Period Measurements**

Measuring the period of the transducer signal means measuring the total elapsed time over a known number, N, of transducer pulses. The quantity that is directly measured is NT, where T is the period of the transducer signal in machine cycles. The relationship between T in machine cycles and the transducer frequency F in arbitrary frequency units is

$$T = \frac{Fxtal}{F} \times (1/12),$$

where Fxtal is the 80C51BH clock frequency, in the same units as F. shall be need to be becieved himself

The full scale range then is Nx(Tmax-Tmin). For n-bit resolution annum vilsutos li "prihaela" oz anoitave

$$1 LSB = \frac{Nx(Tmax-Tmin)}{2^n}.$$

Therefore the number of periods over which the elapsed time should be measured is

It can also include 
$$\log 1$$
 in corrections for errors of nonlinearities in the nimT-xmmT = N is transfer function.

However, N must also be an integer. It is logical to evaluate the above formula (don't forget Tmax and Tmin have to be in machine cycles) and select for N the next higher integer. This selection gives a period measurement that has somewhat more than n-bit resolution, but it can be scaled back if desired.

For example, suppose we want 8-bit resolution in the measurement of the period of a signal whose frequency varies from 7.1kHz to 9kHz. If the clock frequency is 12MHz, then Tmax is (12000kHz/7.1kHz)x(1/12) = 141 machine cycles. Tmin is 111 machine cycles. The required value for N, then, is 256/(141-111) = 8.53 periods, according to the formula. Using N = 9 periods will give a maximum NT value of 141x9 = 1269 machine cycles. The minimum NT will be 111x9 = 999 machine cycles. A lookup table can be used to scale these

values back to a range of 0 to 255, giving precisely the 8-bit resolution desired.

To implement the measurement, one timer is used to measure the elapsed time, NT. The transducer is connected to one of the external interrupt pins, and this interrupt is configured to the transition-activated mode. In the transition-activated mode every 1-to-0 transition in the transducer output will generate an interrupt. The interrupt routine counts transducer pulses, and when it gets to the predetermined N, it reads and clears the timer. For the specific example cited above, the interrupt routine might be:

```
bytes, of course must be rele
   INTERRUPT_RESPONSE:
                   N,OUT
           DJNZ
                         Period Measurements
           MOV
                   N.#9
          CLR
                   Measuring the period of the traff.
                   NT_LO,TLI cale latot arti gritusaam
           CLR
          MOV
                   ber, N. of transducer of htt,H_TN
TO BE 18 MOVEUD
ed to boli MOV to at TL1,#9 W. TVI at beingsem visses
                   transducer signal in machino#,tHT/
os TVOM eladoriship
between T in machine cycles that the BTB solucer fre-
           SETB
                   quency F in arbitrary frequenceA
           CALL
                   LOOKUP _TABLE
    OUT: RETI
```

In this routine a pulse counter N is decremented from its preset value, 9, to zero. When the counter gets to zero it is reloaded to 9. Then all interrupts are blocked for a short time while the timer is read and cleared. The timer is stopped during the read and clear operations, so "clearing" it actually means presetting it to 9, to make up for the 9 machine cycles that are missed while the timer is stopped.

The subroutine LOOKUP\_TABLE is used to scale the measurement back to the desired 8-bit resolution. It can also include built-in corrections for errors or nonlinearities in the transducer's transfer function.


The subroutine uses the MOVC A, @ A+DPTR instruction to accesss the table, which contains 270 entries commencing at the 16-bit address referred to as TABLE. The subroutine must compute the address of the table entry that corresponds to the measured value of NT. This address is

$$DPTR = TABLE + NT - NTMIN.$$

El XSIT

where NTMIN = 999, in this specific example.

		in this specific example.
LE:		ncy varies from 7.1kHz
	PUSH	ACC'ST ai voneup
	PUSH	= PSWF\f)x(sH)r.T\sH)000
	MOV	A,#LOW(TABLE-NTMIN)
	ADD	nen, is 256/14: OL_TMA
		DPL,A A,#HIGH(TABLE-NTMIN)
	MOV	A,#HIGH(TABLE-NTMIN)
	ADDC	A,NT_HI
	MOV	A,NT_HI DPH,A



At this point the value of the period of the transducer signal, measured to 8 bit resolution, is contained in PERIOD.

### **Pulse Width Measurements**

The 80C51BH timers have an operating mode which is particularly suited to pulse width measurements, and will be useful in these applications if the transducer signal has a fixed duty cycle.

In this mode the timer is turned on by the on-chip circuitry in response to an input high at the external interrupt pin, and off by an input low, and it can do this while the 80C51BH is in Idle. (The "GATE" mode of timer operation is described in the Intel Microcontroller Handbook.) The external interrupt itself can be enabled, so the same 1-to-0 transition from the transducer that turns off the timer also generates an interrupt. The interrrupt routine then reads and resets the timer.

The advantage of this method is that the transducer signal has direct access to the timer gate, with the result that variations in interrupt response time have no effect on the measurement.

Resonant transducers that are designed to fully exploit the GATE mode have an internal divide-by-N circuit that fixes the duty cycle at 50% and lowers the output frequency to the range of 250 to 500 Hz (to control RFI). The transfer function between transducer period and measurand value is approximately linear, with known and repeatable error functions.

### HMOS/CHMOS Interchangeability

The CHMOS version of the 8051 is architecturally identical with the HMOS version, but there are nevertheless some important differences between them which the designer should be aware of. In addition, some applications require interchangeability between HMOS and CHMOS parts. The differences that need to be considered are as follows:

External Clock Drive: To drive the HMOS 8051 with an external clock signal, one normally grounds the XTAL1 pin and drives the XTAL2 pin. To drive the CHMOS 8051 with an external clock signal, one must drive the XTAL1 pin and leave the XTAL2 pin unconnected. The reason for the difference is that in the

HMOS 8051, it is the XTAL2 pin that drives the internal clocking circuits, whereas in the CHMOS version it is the XTAL1 pin that drives the internal clocking circuits.

There are several ways to design an external clock drive to work with both types. For low clock frequencies (below 6MHz), the HMOS 8051 can be driven the same way as the CHMOS version, namely, through XTAL1 with XTAL2 unconnected. Another way is to drive both XTAL1 and XTAL2; that is, drive XTAL1 and use and external inverter to derive from XTAL1 a signal with which to drive XTAL2.

In either case, a 74HC or 74HCT circuit makes an excellent driver for XTAL1 and/or XTAL2, because neither the HMOS nor the CHMOS XTAL pins have TTL-like input logic levels.

Unused Pins: Unused pins of Ports 1, 2, and 3 can be ignored in both HMOS and CHMOS designs. The internal pullups will put them into a defined state. Unused Port 0 pins in 8051 applications can be ignored, even if they're floating. But in 80C51BH applications, these pins should not be left afloat. They can be externally pulled up or down, or they can be internally pulled down by writing 0s to them.

8031/80C31BH designs may or may not need pullups on Port 0. Pullups aren't needed for program fetches, because in bus operations the pins are actively pulled high or low by either the 8031 or the external program memory. But they are needed for the CHMOS part if the Idle or Power Down mode is invoked, because in these modes Port 0 floats.

**Logic Levels:** If  $V_{CC}$  is between 4.5V and 5.5V, an input signal that meets the HMOS 8051's input logic levels will also meet the CHMOS 80C51BH's input logic levels (except for XTAL1/XTAL2 and RST). For the same  $V_{CC}$  condition, the CHMOS device will reach or surpass the output logic levels of the HMOS device. The HMOS device will not necessarily reach the output logic levels of the CHMOS device. This is an important consideration if HMOS/CHMOS interchangeability must be maintained in an otherwise CMOS system.

HMOS 8051 outputs that have internal pullups (Ports 1, 2, and 3) "typically" reach 4V or more if I<sub>OH</sub> is zero, but not fast enough to meet timing specs. Adding an external pullup resistor will ensure the logic level, but still not the timing, as shown in Figure 23. If timing is an issue, the best way to interface HMOS to CMOS is through a 74HCT circuit.

Idle and Power Down: The Idle and Power Down modes exist only on the CHMOS devices, but if one




Figure 23. 0-to-1 Transition shows unspec'd delay (Δt) in HMOS to 74HC Logic.

wishes to preserve the capability of interchanging HMOS and CHMOS 8051s, the software has to be designed so that the HMOS parts will respond in an acceptable manner when a CHMOS reduced power mode is invoked.

For example, an instruction that invokes Power Down can be followed by a "JMP \$":

CLR EA
CORL) PCON,#2 rententiA ,neveroM ,bisolws9 .1

The CHMOS and HMOS parts will respond to this sequence of code differently. The CHMOS part, going into a normal CHMOS Power Down Mode, will stop fetching instructions until it gets a hardware reset. The HMOS part will go through the motions of executing the ORL instruction, and then fetch the JMP instruction. It will continue fetching and executing JMP \$ until hardware reset.

Maintaining HMOS/CHMOS 8051 interchangeability in response to Idle requires more planning. The HMOS part will not respond to the instruction that puts the CHMOS part into Idle, so that instruction needs to be followed by a software idle. This would be an idling loop which would be terminated by the same conditions that would terminate the CHMOS's hardware Idle. Then when the CHMOS device goes into Idle, the HMOS version executes the idling loop, until either a hardware reset or an enabled interrupt is received. Now if Idle is terminated by an interrupt, execution for the CHMOS device will proceed after RETI from the instruction following the one that invoked Idle. The instruction following the one that invoked Idle is the idling loop that was inserted for the HMOS device. At this point, both the HMOS and CHMOS devices must be able to fall through the loop to continue execution.

One way to achieve the desired effect is to define a

"fake" Idle flag, and set it just before going into Idle. The instruction that invokes Idle is followed by a software idle:

SETB IDLE
ORL PCON,#1
JB IDLE,\$

Now the interrupt that terminates the CHMOS's Idle must also break the software idle. It does so by clearing the "Idle" bit:

CLR IDLE RETI

Note too that the PCON register in the HMOS 8051 contains only one bit, SMOD, whereas the PCON register in CHMOS contains SMOD plus four other bits. Two of those other bits are general purpose flags. Maintaining HMOS/CHMOS interchangeability requires that these flags not be used.

### References

1. Pawloski, Moroyan, Altnether, "Inside CMOS

- Technology," BYTE magazine, Sept., 1983. Available as Article Reprint AR-302.
- Kokkonen, Pashley, "Modular Approach to C-MOS Technology Tailors Process to Application," *Electronics*, May, 1984. Available as Article Reprint AR-332.
- Williamson, T., Designing Microcontroller Systems for Electrically Noisy Environments, Intel Application Note AP-125, Feb. 1982.
- Williamson, T., "PC Layout Techniques for Minimizing Noise," *Mini-Micro Southeast*, Session 9, Jan. 1984.
- Altnether, J., High Speed Memory System Design Using 2147H, Intel Application Note AP-74, March 1980
- Ott, H., "Digital Circuit Grounding and Interconnection," Proceedings of the IEEE Symposium on Electromagnetic Compatibility, pp. 292–297, Aug. 1981.
- Digital Sensors by Technar, Technar Inc., 205 North 2nd Ave., Arcadia, CA 91006.

Idle and Power Down: The Idle and Power Down



# Built-in Basic interpreter turns controller chip into versatile system core

January 1985

plements Basic's standard instructions with commands designed specifically for embedded

John Katausky, Intel Corp.

Bulling Chief Chief

ORDER NUMBER: 270051-001

# **DESIGN ENTRY**

# Built-in Basic interpreter turns controller chip into versatile system core

An extended set of Basic statements and operators transforms a chip into the foundation for a wide range of embedded real-time systems.

single-chip computers have been popular for some time now, especially in embedded applications. But the phrase "computer on a chip" takes on a whole new meaning with the appearance of a software package that implements a version of Basic in silicon.

The 8052AH-Basic controller is aimed primarily at data acquisition, test instrumentation, and process control. Further, it is right at home in virtually any embedded environment

and monitoring system.

Unlike so-called Tiny Basic interpreters, the chip's MCS Basic-52 software package is a full Basic interpreter. In addition, it can manipulate strings and handle logical operators (AND, OR, exclusive-OR, and NOT) and floating-point arithmetic. It is also able to accept and deliver numbers in floating-point, integer, or hexadecimal formats. Counted among its other features are built-in EPROM programming, mnemonic access to all on-chip I/O resources, and a builtin real-time clock with a resolution to within 5 ms. Moreover, its complete function library of routines can be accessed in assembly language (see the table, opposite). And the package supplements Basic's standard instructions with commands designed specifically for embedded

systems. The package resides in the 8-kbit ROM of the 8052AH-Basic chip. Apart from the software, it is identical with the 8052AH and so features 256 bytes of RAM and three multiplemode 16-bit timer-counters.

Although Basic is held in low regard by many computer scientists, one fact cannot be denied: It is by far the most popular microcomputer language. Not only is virtually every personal or home computer capable of running it, but the language has become a de facto standard for many applications, including laboratory and

### Summary of Basic-52's features

Commands	Stateme	nts	Operators	
RUN LIST HEW NEW NULL RAM ROM PROG1 PROG2 FPROG1 FPROG2	BAUD CALL CLEAR CLEARS CLEARS CLEARI CLOCKO CLOCKI DATA READ RESTORE DIM DO-WHILE END FOR-TO-STEP NEXT GOSUB RETURN GOTO ON-GOTO ON-GOTO ON-GOSUB IF-THEN-ELSE	INPUT LET ONERR ONEXT1 ONTIME PRINT PRINT PHO.# PH1.# PUSH POP POP PWM REMI STOP STRING UIO UIO UOO UOO1		ASC () CHR () CBY () DBY () XBY () XBY () GET IE IP PORT1 PCON TCON TCON TIME TIMERT TIMERT TIME XTAL TIME XTAL FREE

Boldface statements have been added specifically for embedded systems.

### John Katausky, Intel Corp.

John Katausky is technical marketing manager for Intel Corp.'s microcontroller operation in Chandler,

Reprinted from ELECTRONIC DESIGN - December 13, 1984

Copyright 1984 Hayden Publishing Co., Inc.

office automation. Its popularity is easily ex- variables may need to be redefined every time a plained by its simplicity and ease of use. A programmer can execute edit, and debug short library, however, includes PUSH and POP stateprograms in minutes, without having to worry about compilation, linking, and locating.

### **Building up Basic**

Like any language, Basic has its drawbacks, but the 8052AH-Basic's software package addresses many of them by beefing up its instruction set. These enhancements address three general areas: First, sophisticated programmers dislike the fact that Basic is an unstructured language. Because GO TO statements can be placed anywhere in a program, understanding and debugging it can become quite a chore. For that reason, the package contains the more structured DO-WHILE and DO-UNTIL statements, as well as the standard FOR-NEXT and IF-THEN-ELSE. These extensions furnish better ways to control the flow of a program.


Second, the fact that Basic uses global variables forces subroutines to use the same names for variables as the main program employs. Generally, this is an inconvenience because

subroutine is called up. The package's function ments that allow the user to pass variables to subroutines on a stack, making it easy to redefine variables in a subroutine. Additionally, PUSH and POP can be used to pass parameters to and from user-supplied assembly language routines.

Finally, interpreted Basic is usually a slow language. Although this is a legitimate complaint, many applications can still be adequately served by it. The package's fast token-based interpreter, though, puts an end to the problem, turning in execution speeds that compare quite favorably with those of popular 8- and 16-bit personal computers. on alangia and to bus animit

### A quick turn around the pins

As mentioned, the software is stored in an 8052AH controller chip, which is itself housed in a standard 40-pin DIP (Fig. 1). Some of the pins' uses are predetermined. Of the four ports on the standard 8052AH, only port 1 still serves as an I/O port on the Basic version. Since the



1. The pin assignments of the 8052AH (a) and the 8052AH-Basic controller (b) differ primarily in that the second does not use lines ADo to AD7 and A8 to A15 as ports 0 and 2, respectively. Further, the Basic version needs +5 V on pin 31 to enable the 8052AH to execute from internal ROM.

DESIGN ENTRY

8052AH-Basic requires external memory, Pins mand or the PRINT# statement. 32 through 39 and 21 through 28, which former- In addition, the syntax of Basic-52 permits ly served ports 0 and 2 respectively, are now the user to read and write directly from and to used for their alternative function; addressing port 1. For instance, the statement: and exchanging data with RAM and ROM. Pins 10 through 17, which formed port 3, are putting ab in their time at their assorted alternative would place the hexadecimal value 55 on the apduties-with some slight revisions. The only propriate pins, while: Man Agentus and Salar S other changes involve pin 31, EA, which is now tied to V<sub>cc</sub>, and port 1, whose pins have acquired a second set of functions. At Associat A systematic

### Port 1 in detail

To start with, pins 1 and 2 of port 1 (P1.0 and P1.1) can also be used to clock and trigger timer-counter 2. Pins 3, 4, and 5 generate all timing and other signals necessary to program just about any EPROM or EEPROM—a simple way to save and retrieve programs without uploading or downloading. Pin 6, together with the INT pin (pin 12), gives the user the option of implementing direct memory access. Finally, done in this case is to invoke the LIST# com- us. The PWM statement also can generate audi-


### PORT1 = 55H

A = PORT1 would assign the value of variable A to the port 1 pins. Furthermore, some of the language's commands and statements manipulate those pins so that they furnish a number of useful and unique features. For example, P1.2 can also serve as an output for the pulse-width modulate (PWM) statement. Executing it generates a pulse train of varying duration, frequency, and duty cycle on the pin. basts off as llow as atnom

The statement: Molecular osen T. 38.13-4/3HT-71

## PWM 50, 100, 1000

pin 7 takes care of direct serial output to a pe- creates 1000 cycles of a signal that, assuming a ripheral, such as a printer. All that needs to be 12-MHz clock, is high for 50 us and low for 100



2. A simple system based on the 8052AH-Basic microprocessor requires just three additional chips plus the serial-port driver. Port 1 could be used, for) HASSIS off to alignment and off . example, to sense switches, drive indicators, or a power printer. of A bits -CIA of all as of sour loss cook brooss

ble feedback in process control and security systems.

To pin 9 (Reset) falls the job of initializing the system. It also furnishes power on reset when an external 8.2-k $\Omega$  resistor is connected from this pin to ground and a 10- $\mu F$  capacitor is connected to  $V_{CC}$ .

Under the software package, all of the pins that formed port 3 are pressed into service in their alternative functions. One of the interrupt pins,  $\overline{INT_0}$ , now also handles DMA requests (pin 12), and the pins for transmitting and receiving data (pins 11 and 12) now handle serial inputs and outputs to the console. Their activities are integrated into a Basic application program. For example, an interrupt on the  $\overline{INT_1}$  pin (pin 13) can be handled by the ONEXT1 statement:

### 10 ONEXT 1 1000

which forces a GOSUB to line 1000 every time the INT, pin is pulled to a logical 0. In the called subroutine, the user can process the interrupt, then use a RETI statement to exit from the interrupt handler.

To turn the Basic chip into a complete system, the user need supply only external RAM and serial port drivers (Fig. 2). The RAM requirements are few: At least 1 kbyte must be present, and it must start at external memory location 0 and be contiguous and completely decoded. After reset, the package determines how much memory is present in the system and initializes it, then waits for the user to type in a space character. That character establishes the baud rate automatically.

Although this system is quite useful, it does not represent an ideal embedded controller. Fortunately, adding just a little more hardware is all that is needed to construct one complete with automatic self-starting, EPROM and EEPROM programming, and simple programfile management (see "EPROM Saves the Program," opposite).

Once the desired type of EPROM is in place, starting up the system involves no more than entering either the PROG2 or FPROG2 command. Both commands preserve the baud rate information in exactly the same way as PROG1 or FPROG1 does. In addition, though, either causes the first program stored in PROM to ex-

### **EPROM** saves the program

EPROM and EEPROM programming is certainly one of the most powerful features of the MCS Basic-52 software package. And it is simple to use; only three of the 8052AH-Basic microprocessor's control pins are needed to call it into play. In brief, after the user enters a program, it is stored in RAM, starting at location 512. When the user types PROG PROG or FPROG, the program that is stored in RAM is programmed into an EPROM or EEPROM whose address is 8000<sub>16</sub>.

To start the process, the CPU first writes a logical 0 to the Program Enable pin, P1.5, thus supplying the higher voltage required to program the EPROM. Next, the processor reads the appropriate RAM location, starting at 512, and saves the byte of information.

Then, the CPU sends out the appropriate low-order PROM address to pins  $\mathrm{AD}_0$  to  $\mathrm{AD}_7$  and sets the ALE Disable pin to 0. That latches the low-order PROM address permanently into the system address latch—74LS373 (see the figure). Only one AND gate is required to do this. The processor then writes the high-order PROM address to pins  $\mathrm{A}_8$  through  $\mathrm{A}_{15}$  and the data to pins  $\mathrm{AD}_0$  to  $\mathrm{AD}_7$ . Finally, a 0 is written to the Program Pulse pin. Depending on the PROM used, that pin is held low for either 1 or 50 ms. After it returns to a logical 1, the CPU verifies the contents of the programmed PROM and then writes a 1 to ALE Disable.

The process continues until the entire Basic program is saved in PROM. When programming is complete, the CPU writes a 1 to the Progam Enable pin, leaves the programming routine, and returns to the Basic command mode. To prevent accidental programming during power-up, OR gates should be used (too left in figure).

The foregoing description of the programming naturally leads to two questions.

The first concerns the duration of the 0 state. A 50-ms pulse is required to program most standard EPROMs. The 1-ms pulse, on the other hand, permits the software package to program Intel's latest generation of high-density EPROMs, working with the company's programming algorithm, dubbed INTELigent. To apply it, the user simply types PPROG instead of PROG. The algorithm requires that the  $\rm V_{CC}$  on the EPROM be increased to 6 V. One economical way to accomplish this is with a DIP relay. The software package also allows the user to specify programming pulses of any length.

The other question centers on the accuracy of the programming pulse versus that of the system clock frequency. To eliminate any dependency on the

system clock, the package actually calculates all critical timing parameters from a user-supplied variable, XTAL. After a reset, the package assumes a system clock frequency of 11.059200 MHz unless told otherwise. If the user enters the statement:

### XTAL= 12000000


a 12-MHz system clock is assumed and the proper PROM programming time calculated. The real-time clock pulses and the baud rate for the line printer output port are also determined. This ability gives the designer the freedom to choose the desired system clock frequency without having to worry about the internal timing of the Basic software.

Another useful aspect of the software's PROM programming capabilities is that it stores up to 255 programs in an EPROM. PROM size, of course, limits the possible number of programs. Every time PROG (or FPROG) is typed, the software responds

with the file number that has been assigned to that program. To call up a given program, the user simply types ROM X, and the package finds the appropriate one. Typing RUN starts program execution.

Suppose the user discovers an error in a program that is stored in EPROM—normally bad news because such programs cannot be edited. However, the package allows a program to be transferred from EPROM to RAM by typing XFER. Once XFER is entered, the program may be edited like any other. Typing PROG again saves the edited program.

Additionally, after reset, the software package waits for a space character, from which the baud rate is derived, to be entered on the serial port. As an option, the package can be made, on receiving the command PROG1 or FPROG1, to save the serial-port baud rate information in PROM. The next time the processor is reset, the package can sign on directly without the need to enter a space character.



ecute directly after reset, bypassing a RUN command. In fact, even the console is no longer needed in some embedded systems. Programs can be written and debugged with the aid of a terminal, and when the programmer is satisfied with the results, the hardware can be embedded in the design and the terminal disconnected.

### On call

Aside from the features already noted, the package contains a host of others that are very attractive for embedded systems. The CALL statement, for instance, accesses assembly-language routines directly from the package, a handy way in which to meet speed requirements. Better still, assembly-language programs can take advantage of a complete library of routines that reside in the package. The user gains access to this library simply by placing a specific op code in the accumulator and then sending a CALL to location  $30_{16}$ .

Suppose, for example, that the assembly-language routine reads a 16-bit value, and the user would like to calculate the value's square root and send it to a particular location. Assuming that the user supplies the 16-bit integer to the high- and low-byte registers, R<sub>2</sub> and R<sub>0</sub>.

respectively, the calculation can be made simply (Program 1). All told, over 60 routines can be invoked by assembly-language programs.

The software package also controls all of the system's I/O memory resources. To make things simple, all of these operations are symmetrical. For example, the operator DBY in the statement:

### A = DBY (OFEH)


assigns the value located at OFE16 in the chip's internal memory to variable A. The statement:

places 22<sub>16</sub> in internal memory location OFE<sub>16</sub>. The same symmetry holds for the interrupt registers, IE and IP, as well as the timers and the timer configuration registers.

Other special instructions are particularly

### Program 1. Getting to the root of a variable


MOV	A, #9AH	;Load accumulator with op code for placing ;Register pair R2:RO onto argument stack
CALL	30H	Execute the operation
MOV	A, #1FH	Specify square-root routine
MOV	30H A. #1H	Execute the operation Specify truncation and integer conversion
CALL	30H	Execute the operation



3. With the help of an address decoder, the I/O on a system built around the Basic chip can be expanded at will. One such setup converts analog into digital and digital into analog signals, and supplies a parallel I/O port for a console.

DESIGN ENTRY

helpful for the designer. Thus BAUD sets the baud rate for the line printer port. If the designer wants to transmit at 1200 bauds, he or she simply enters BAUD 1200. CLEARS is used to reset all of the package's stacks, and CLEARLI resets all interrupts, except the real-time clock. CLOCK1 enables the real-time clock, just as CLOCK0 disables it. The value of the clock can be read or assigned by using the TIME operator. ONTIME generates an interrupt when the TIME operator reaches or exceeds a specific value. ONTIME works in much the same way as the aforementioned ONEXT1 statement. Finally, the statements PHO and PH1, when used to-



4. To function as an autopulse dialer, the Basic chip needs only a single-pole, single-throw, normally closed relay and an npn transistor to drive it.

### Program 2. Placing a call with the software package REM MCS BASIC-52 AUTO TELEPHONE DIALER STRING 200,20 : REM ALLOCATE MEMORY FOR STRINGS REM NAMES ARE STORED AS FOLLOWS — REM NO. OF DIGITS IN NAME — NAME — 30 PHONE NUMBER THE "E" REPRESENTS THE END OF FILE 50 60 40 50 60 '3.IOF1234567F' "3ANN3456789F FOR I = 1 TO 3: REM LOOP TO FIND MATCH REM READ THE NUMBER OF DIGITS AND STRIP OF 70 80 ASCII BIAS ASCII BIAS FOR J = 1. TO (ASC(\$(I),1) .AND. OFH) IF ASC(\$(4),J) = ASC(\$(I),J+1) THEN NEXT J ELSE NEXT I CLEARS: REM CLEAR THE STACK TO ELIMINATE THE I INDEX REM I COUNTS THE NAME, J THE PHONE NUMBER CLOCK1: REM TURN ON THE REAL TIME CLOCK DO: REM NOW LOOP TO DIAL C = (ASC(\$(1),J), AND, OFH) IF C = O THEN C = 10 FOR Y = 1 TO C: T = TIME PORT1 = PORT1 - AND, OFFEH: REM OPEN THE LINE IF TIME <T + .04 THEN 190: REM LOOP FOR 40 MS PORT1 = PORT1. OR 1: REM CLOSE THE LINE IF TIME <T + .1 THEN 210: REM LOOP FOR 60 MS NEXT Y. 130 140 150 160 170 NEXT Y 230 J=J+1: WHILE ASC(\$(I),J)<>ASC(E) 240 END

gether, ensure that outputs are given in hexadecimal notation. PHO suppresses leading zeros, and PH1 always prints out four hexadecimal digits.

Building a functioning system around the Basic chip is a snap. The designer can link to virtually any standard peripheral chip simply by assigning some location to the peripheral in the 64 kbytes of external address available to the 8-bit device.

## Addressing I/O

In fact, the software actually reserves the chip's upper 8 kbytes of memory (from 56 to 64 kbytes) for I/O. Accessing external peripherals is accomplished by using the XBY, or address, operator. For example:

### A=XBY (0FFF0H)

reads a peripheral or external memory location that has been decoded for address OFFFO<sub>16</sub> and assigns its value to the variable A. Similarly:

### XBY (0FFF0H) = 55H

writes 55<sub>16</sub> to a peripheral or memory location that has been decoded for address 0FFF0<sub>16</sub>. A system consisting of an analog-to-digital and a digital-to-analog converter plus an 8255 parallel port, all connected to the software package, is typical of process control, environmental monitoring, or energy management applications (Fig. 3).

An autopulse telephone dialer also demonstrates the versatility of the software package (Fig. 4). This application takes advantage of the logical operators as well as the real-time clock and string operations (Program 2). Such dialing could play an important role in many process control and remote environmental-monitoring systems where information must be periodically sent to a master computer over a phone link. Variations on the general software scheme could be devised to address a wide variety of automatic dialing and automatic answering settings.

# October 1985

Advances in technology have made it possible to reduce the size and increase the functionality and performance of computers and computer peripherals. With the belo of microtechnology it is possible to nat that is smaller and lighter than a briefcase, and that can be connected to a mainfranc from almost anywhere.

As more portable computers are introa lower cost are inevitable. To meet this demand changes in the architecture are

With Intel's recently introduced 80C51BH microcontroller several obstacles in the design of the portable computer have been overcome. The 80C518H s a single chip 8-bit microcontroller that requires a single 5V power supply. It has 32 I/O lines, its functionalities include excellent bit and byte macinulation capability at extremely ligh speeds as well as interfacing flexibilities through the serial and parallel characels to intelligent and unintelligent devices. It can carry its own program memory up to 4 Kbytes and has various too and support systems.

This article discusses the implementation of a prototype partable terminal based on letter's new 80051BH microcontroller, and introduces the tools and techniques evailable to build such a com-

Appine Corporational Chandler, Arizona

mannicates with the hot competer rates and dispnarion on the screen at slower rates for human beings. The chip also monitors a sower supply for switching to category to the control of th

Depending on their task and purpose.

to aldages at if (CD.I) valgato fisher ORDER NUMBER: 270126-001

© INTEL CORPORATION, 1985

Reprinted from Design News, 8-19-85

# INCREASED FUNCTIONS IN CHIP RESULT IN LIGHTER, LESS COSTLY PORTABLE COMPUTER

Jafar Modares, Applications Engineer, Intel Corp., Chandler, AZ

Advances in technology have made it possible to reduce the size and increase the functionality and performance of computers and computer peripherals. With the help of microtechnology it is possible to construct a computer terminal that is smaller and lighter than a briefcase, and that can be connected to a mainframe from almost anywhere.

As more portable computers are introduced to the marketplace, the demand for lighter and even smaller systems at a lower cost are inevitable. To meet this demand changes in the architecture are necessary.

With Intel's recently introduced 80C51BH microcontroller several obstacles in the design of the portable computer have been overcome. The 80C51BH is a single chip 8-bit microcontroller that requires a single 5V power supply. It has 32 I/O lines. Its functionalities include excellent bit and byte manipulation capability at extremely high speeds as well as interfacing flexibilities through the serial and parallel channels to intelligent and unintelligent devices. It can carry its own program memory up to 4 Kbytes and has various tools and support systems.

This article discusses the implementation of a prototype portable terminal based on Intel's new 80C51BH microcontroller, and introduces the tools and techniques available to build such a computer terminal. In the application discussed, the chip monitors the keyboard,

communicates with the host computer at very high BAUD rates, and displays information on the screen at slower rates for human beings. The chip also monitors the power supply for switching to the battery in case of power failure to save valuable data and computer time. The prototype is currently under futher development at Intel's Microcontroller Division.

### Introducing the 80C51BH

Very new in the market, the 80C51BH is a member of Intel's MCS-51 family. The MCS-51 is a group of 8-bit microcontrollers that are extremely powerful because of their I/O structure and their bit manipulating capabilities. The 80C51BH has 4 Kbytes of on-chip program memory with the capability to address another 60 Kbytes of external program memory. In addition it has 128 bytes of on-chip RAM and can access 64 Kbytes of external data memory.

Since the 80C51BH is CMOS, it has very low power consumption (15 mA at 5V, 12 MHz). In addition, it has two power saving features not available in HMOS versions of the family. These are the Idle and Power Down modes, which are controlled by software and further reduce power comsumption. These power saving features make it ideal for battery-operated backed-up systems.

### Display device

The display device of this portable terminal is a 25-line × 80-character Liquid Crystal Display (LCD). It is capable of

displaying the same number of characters as a typical CRT, and it is not as bulky or heavy as the latter.

LCDs can be divided into two large categories: smart LCDs and dumb LCDs. Those displays that have the capability to receive a byte of ASCII and translate it into a displayed character are considered smart. On the other hand, dumb displays are only a matrix of dots. The former type has some kind of controller of its own plus a small memory to hold the look-up table of characters (character generator). When using a dumb display the microcontroller has to address and turn on the correct dots to make a character, this means more I/O pins will be required. However, it gives extra capabilities such as graphic displays and special or custom character generation.

Both types of displays normally accept data through an 8-bit bus. Although the LCD is relatively slow, it can still share the bus with a memory device without any degradation of the system performance.

### Keyboard

Depending on their task and purpose, keyboards vary in shape, size, and the number of keypads. The keyboard for a computer terminal, as a minimum, should have all the alphanumeric keys (standard typewriter) plus a Control, an Escape, and optionally, some Function keys.

As the diagram in Figure 1 shows a


typical keyboard consists of a matrix of eight scan lines and eight receive lines. The scan lines are connected to Port 0 of the microcontroller, and receive lines are connected to Port 1. The software writes 0s to Port 0 to hold the scan lines at a logic Low, and it writes 1s to Port 1 to hold the receive lines at a logic High. Pressing one of the keys connects a scan line to receive a line and pulls that receive line Low.

Besides being used for the scan lines, Port 0 is also the bus for the data buffer RAM and the display unit. While the controller is talking to the RAM or to the display, the bus must not be used by other devices or bus contention can occur. Since the microcontoller initiates the access to the display and to the data buffer RAM, no conflict can occur between them. However, if more than one key on the same receive line is held down simultaneously while the RAM or the display is being accessed, it is possible to foul up the information being transferred. Thus, to avoid bus contention, diodes D1 through D8 are placed on the scan lines, as shown in Figure 1.

All the receive lines are ANDed to External Interrupt 1, so that pulling any of the receive lines Low will generate an interrupt. The interrupt service routine, adapts the "two key lock-out" system and identifies the pressed key. This system allows only one key to be pressed simultaneously, all of them will be ignored.

On some keyboards, certain keys (such as Shift, Control or Escape) are not a part of the line matrix. These keys connect directly to a port pin on the microcontroller. They would not cause lock-out if pressed simultaneously with a matrix key, nor generate an interrupt if pressed singly. However, if they are part of the matrix, then the software has to recognize those keys and take proper action depending on the function of the pressed key.

Normally, when a key is pressed, the microcontroller is in the Idle mode and no other task is in progress. Pressing a key on the matrix generates an interrupt, which terminates the Idle mode. The interrupt service routine first calls a subroutine to provide a delay of approxi-



mately 25 msec (to debounce the key), and to perform the task of identifying which key is down.

There are a number of ways that the interrupt service routine can identify the press key. One way is to utilize the bit-addressing capabilities of the 80C51BH to test each bit of the receive lines for a zero, which generated the interrupt, and records the bit position. Then write 0s to the receive lines, 1s to the scan lines, test the scan lines for a zero, and record its position. If the controller finds more than one zero on each port, it will discontinue any further processing and return to the main program.

Once the bit positions that contain 0 are recorded, they are used as the address for the characters in the look-up table. The subroutine finds the character that corresponds to the pressed key. The character is represented in ASCII code.

The look-up table is a list of the ASCII representation of each keypad character, and is stored in the program memory. The order in which they sit corresponds to the address generated by the scan subroutine when that character is pressed on the keyboard.

#### Serial communication

Once the 80C51BH has the ASCII code generated from a key closure, it can send it through its Serial Channel to the host computer. The serial port of the microcontroller can be programmed for all of the standard rates up to 375K. If

the terminal is to be connected directly to the mainframe, a simple circuit translates the TTL levels to the R\$232 level. The circuit also eliminates the need for the -12V supply required for RD232. The circuit diagram is shown in Figure 2.

However, the primary application of this terminal is to be the traveling person's window to the central system from any remote location. In this application a modem is needed. There are many types of modems available. Some are on PC boards for OEM use and others are ready to connect directly to the telephone by the user. They also vary in size, performance, and the way they communicate. A proper modem for the portable terminal should be small enough to carryin a briefcase and preferably be a lowpower device. When an ASCII code is received by the host computer, it records that code and echoes it back to the microcontroller which displays it on the LCD.

The serial port of the 80C51BH can generate interrupts every time it receives or transmits information. The serial port interrupt must have service priority over the external interrupt generated by the keyboard. The high priority enables the serial port to receive data any time the computer addresses the terminal and transmits data.

The serial port interrupt service routine transfers the received data to the display or to a memory buffer, depend-

#### MICROCONTROLLER

ing on the mode selected by a function key. One mode of this function key tells the controller to move the received data directly to the display. The other mode stores pages of the information in the buffer RAM, so that the user can edit or display the data, one page at a time, on the LCD without using the main system's CPU time.

#### Data buffer memory

The data buffer RAM is temporary storage for the information which is either generated at the terminal or retrieved from the central system. The user can display portions of the stored information or scroll through it. The user can also alter the data on the terminal and transmit it back to the computer in a block form.

A suitable device for this purpose is the 51C86 iRAM. This device is a pseudo-static dynamic RAM that has a built-in address latch. An internal high-speed arbitration circuit resolves any potential conflict arising between read/write and internal refresh cycles.

This iRAM is 8K × 8-bit and is suf-

ficient for buffering large blocks of data storage. The serial port interrupt service routine takes the data from the SBUF register and writes it to the iRAM. Two index pointers in the serial port interrupt service routine help keep track of the incoming and outgoing iRAM data.

There are times the controller has to wait for reasons such as the debounce delay in the scan subroutine or when writing to the display, and must slow down. While the 80C51BH is waiting, it goes into the Idle mode until one of the timers, which programmed to run, times out and generates an interrupt. The interrupt service routine for this type of interrupt is a short one, it sets or clears one or more flags and returns to continue the task that was in progress before going into the Idle mode.

The controller is also in the Idle mode when there is no activity in the terminal, i.e., no data is being received or transmitted, and the keyboard is not being used. Therefore, is is appropriate to say that when power is applied to the terminal, the controller spends more than 90% of its time in the Idle mode.

#### What is the Idle mode?

When Bit 0 in the Special Function Register PCON is set, the CPU gates off its own internal clock and goes to sleep. Since the CPU consumes about 90% of the chip's power, this process saves a significant amount of power. More importantly the on chip peripherals and the RAM continue their normal functions independently of the CPU. Since the oscillator is still running, any enabled interrupt (internal or external) will wake the CPU up from its sleep, and it will start executing instructions from the interrupt service routine.


A true portable terminal should be capable of operating from a battery source. There are occasions when one would like to use the terminal at a location where an electric outlet is not readily available. But the main purpose of the battery supply is to save the data, which has been entered and stored in the buffer RAM, in the case of an unexpected power failure.


While performing all of the previously mentioned tasks, the 80C51BH can monitor its power supply, detect a power loss in its earliest stages, and initiate a power Down to save the data of the internal and external RAM.

One method for the 80C51BH to monitor its power supply is to have the positive half-cycles of the power supply transformer fed to the External Interrupt 0 pin (Figure 3). In the level activated mode, this pin generates an interrupt every time there is a high to low transition. The interrupt service routine reloads Timer 0 to a value that will make it overflow sometime between one and two periods of the line frequency. As long as the half cycles keep coming in, the timer never overflows, because it is reloaded every half a cycle. If there is a single half a cycle in which the line voltage does not reach a high enough level to generate the interrupt, the timer rolls over and generates a timer interrupt.

The interrupt service routine for Timer 0 saves the critical data of some of the internal registers and puts the controller into a Power down mode. A reset button restarts the microcontroller to resume operation when power is restored.

In this mode the CPU and all of the on-chip peripherals go to sleep. The device stops its oscillator, freezes all the






activities and saves the information in its internal RAM for as long as the supply voltage can be reduced to as low as 2 volts without running any risks of losing the internal RAM information. Supply


current in this mode is normally 10 to 50  $\mu A$ .

Bit 1 of the Special Function Register PCON controls this mode. The instruction that puts the device in the Power Down mode is the last one executed. The only way for the part to exit this mode is with a hardware reset.

A prototype of this terminal was built and connected to a MDS 800 developement system. The terminal communicated with the host computer through the serial channel at the rate of 2400 baud. The 80C51BH was emulated using Intel's ICE-51 in circuit emulator. The block diagram of the terminal is shown in Figure 4.

The CHMOS controller and LCD combination provides a system that requires only a single voltage power supply, and consumes less than 200 mW. The system's low power consumption eliminates the need for complex, voltage-regulating hardware, and cooling fans. The result is a lighter and smaller computer terminal at a very low cost.





activities and saves the information in its internal RAM for as long as the supply voltage can be reduced to as low as 2 volts without renning any risks of losing the internal RAM information. Supply


current in this mode is normally 10 to 50 µA.

Bit I of the Special Function Register PCON controls this mode. The instruction that puts the device in the Power

Down mode is the last one executed. The only way for the part to exit this mode is with a hardware roset.

A prototype of this terminal was built and connected to a MDS 800 developement system. The terminal communicated with the bost computer through the serial channel at the rate of 2400 band. The 80C518H was emulated using latel's ICE-51 in circuit emulator. The block diagram of the terminal is shown in Figure 4.

The CHMOS controller and LCD combination provides a system that requires only a single voltage power supply, and consumes less than 200 naW. The system's low power consumption eliminates the need for complex, voltage-regulating hardware, and cooling fans. The result is a lighter and synther computer terminal at a very low cost.



# The Single Component MCS®-48 System

12

INCO MODERATE

## CHAPTER 12 THE SINGLE COMPONENT MCS®-48 SYSTEM

#### 12.0 INTRODUCTION

Sections 12.1 through 12.4 describe in detail the functional characteristics of the 8748H and 8749H EPROM, 8048AH/8049AH/8050AH ROM, and 8035AHL/8039AHL/8040-AHL CPU only single component microcomputers. Unless otherwise noted, details within these sections apply to all versions. This chapter is limited to those functions useful in single-chip implementations of the MCS®-48. Chapter 14 discusses functions which allow expansion of program memory, data memory, and input output capability.

#### 12.1 ARCHITECTURE

The following sections break the MCS-48 Family into functional blocks and describe each in detail. The following description will use the 8048AH as the representative product for the family. See Figure 14.1.

#### 12.1.1 Arithmetic Section

The arithmetic section of the processor contains the basic data manipulation functions of the 8048AH and can be divided into the following blocks:

- Arithmetic Logic Unit (ALU)
- Accumulator
- Carry Flag
- Instruction Decoder

In a typical operation data stored in the accumulator is combined in the ALU with data from another source on the internal bus (such as a register or I/o port) and the result is stored in the accumulator or another register.

The following is more detailed description of the function of each block.

#### INSTRUCTION DECODER

The operation code (op code) portion of each program instruction is stored in the Instruction Decoder and converted to outputs which control the function of each of the blocks of the Arithmetic Section. These lines control the source of data and the destination register as well as the function performed in the ALU.

#### **ARITHMETIC LOGIC UNIT**

The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under control of the Instruction Decoder. The ALU can perform the following functions:

- Add With or Without Carry
- AND, OR, Exclusive OR
- Increment/Decrement
- Bit Complement
- Rotate Left, Right
- Swap Nibbles
- BCD Decimal Adjust

If the operation performed by the ALU results in a value represented by more than 8 bits (overflow of most significant bit), a Carry Flag is set in the Program Status Word.

#### **ACCUMULATOR**

The accumulator is the single most important data register in the processor, being one of the sources of input to the ALU and often the destination of the result of operations performed in the ALU. Data to and from I/O ports and memory also normally passes through the accumulator.

#### 12.1.2 Program Memory

Resident program memory consists of 1024, 2048, or 4096 words eight bits wide which are addressed by the program counter. In the 8748H and the 8749H this memory is user programmable and erasable EPROM; in the 8048AH/8049AH/8050AH the memory is ROM which is mask programmable at the factory. The 8035AHL/8039AHL/8040AHL has no internal program memory and is used with external memory devices. Program code is completely interchangeable among the various versions. To access the upper 2K of program memory in the 8050AH, and other MCS-48 devices, a select memory bank and a JUMP or CALL instruction must be executed to cross the 2K boundary.

There are three locations in Program Memory of special importance as shown in Figure 12.2.

#### LOCATION 0

Activating the Reset line of the processor causes the first instruction to be fetched from location 0.


#### LOCATION 3

Activating the Interrupt input line of the processor (if interrupt is enabled) causes a jump to subroutine at location 3.

#### **LOCATION 7**

A timer/counter interrupt resulting from timer counter overflow (if enabled) causes a jump to subroutine at location 7.

Therefore, the first instruction to be executed after initialization is stored in location 0, the first word of an external interrupt service subroutine is stored in location 3, and the first word of a timer/counter service routines



12-2

is stored in location 7. Program memory can be used to store constants as well as program instructions. Instructions such as MOVP and MOVP3 allow easy access to data "lookup" tables.




Figure 12-2. Program Memory Map

#### 12.1.3 Data Memory

Resident data memory is organized as 64, 128, or 256 by 8-bits wide in the 8048AH, 8049AH and 8050AH. All locations are indirectly addressable through either of two RAM Pointer Registers which reside at address 0 and 1 of the register array. In addition, as shown in Figure 12-3, the first 8 locations (0–7) of the array are designated as working registers and are directly addressable by several instructions. Since these registers are more easily addressed, they are usually used to store frequently accessed intermediate results. The DJNZ instruction makes very efficient use of the working registers as program loop counters by allowing the programmer to decrement and test the register in a single instruction.

By executing a Register Bank Switch instruction (SEL RB) RAM locations 24-31 are designated as the working

registers in place of locations 0-7 and are then directly addressable. This second bank of working registers may be used as an extension of the first bank or reserved for use during interrupt service subroutines allowing the registers of Bank 0 used in the main program to be instantly "saved" by a Bank Switch. Note that if this second bank is not used, locations 24-31 are still addressable as general purpose RAM. Since the two RAM pointer Registers R0 and R1 are a part of the working register array, bank switching effectively creates two more pointer registers (R0/and R1/) which can be used with R0 and R1 to easily access up to four separate working areas in RAM at one time. RAM locations (8-23) also serve a dual role in that they contain the program counter stack as explained in Section 12.1.6. These locations are addressed by the Stack Pointer during subroutine calls as well as by RAM Pointer Registers R0 and R1. If the level of subroutine nesting is less than 8, all stack registers are not required and can be used as general purpose RAM locations. Each level of subroutine nesting not used provides the user with two additional RAM locations.




Figure 12-3. Data Memory Map




Figure 12-4. "Quasi-bidirectional" Port Structure

HEED WEST CONTRACTOR

( ) 8048AH, 6740H.

#### 12.1.4 Input/Output

The 8048AH has 27 lines which can be used for input or output functions. These lines are grouped as 3 ports of 8 lines each which serve as either inputs, outputs or bidirectional ports and 3 "test" inputs which can alter program sequences when tested by conditional jump instructions.

#### PORTS 1 AND 2

Ports 1 and 2 are each 8 bits wide and have identical characteristics. Data written to these ports is statically latched and remains unchanged until rewritten. As input ports these lines are non-latching, i.e., inputs must be present until read by an input instruction. Inputs are fully TTL compatible and outputs will drive one standard TTL load.

The lines of ports 1 and 2 are called quasi-bidirectional because of a special output circuit structure which allows each line to serve as an input, and output, or both even though outputs are statically latched. Figure 12-4 shows the circuit configuration in detail. Each line is continuously pulled up to  $V_{CC}$  through a resistive device of relatively high impedance.

This pullup is sufficient to provide the source current for a TTL high level yet can be pulled low by a standard TTL gate thus allowing the same pin to be used for both input and output. To provide fast switching times in a "0" to "1" transition a relatively low impedance device is switched in momentarily ( $\approx$  1/5 of a machine cycle) whenever a "1" is written to the line. When a "0" is written to the line a low impedance device overcomes the light pullup and provides TTL current sinking capability. Since the pulldown transistor is a low impedance device a "1" must first be written to any line which is to be used as an input. Reset initializes all lines to the high impedance "1" state

It is important to note that the ORL and the ANL are read/write operations. When executed, the  $\mu$ C "reads" the port, modifies the data according to the instruction, then "writes" the data back to the port. The "writing" (essentially an OUTL instruction) enables the low impedance pull-up momentarily again even if the data was unchanged from a "1." This specifically applies to configurations that have inputs and outputs mixed together on the same port. See also section 13.7.

#### BIIS

Bus is also an 8-bit port which is a true bidirectional port with associated input and output strobes. If the bidirectional feature is not needed, Bus can serve as either a

statically latched output port or non-latching input port. Input and output lines on this port cannot be mixed however.

As a static port, data is written and latched using the OUTL instruction and inputted using the INS instruction. The INS and OUTL instructions generate pulses on the corresponding  $\overline{RD}$  and  $\overline{WR}$  output strobe lines; however, in the static port mode they are generally not used. As a bidirectional port the MOVX instructions are used to read and write the port. A write to the port generates a pulse on the  $\overline{WR}$  output line and output data is valid at the trailing edge of  $\overline{WR}$ . A read of the port generates a pulse on the  $\overline{RD}$  output line and input data must be valid at the trailing edge of  $\overline{RD}$ . When not being written or read, the BUS lines are in a high impedance state. See also sections 13.6 and 13.7.

#### 12.1.5 Test and INT Inputs

Three pins serve as inputs and are testable with the conditional jump instruction. These are T0, T1, and  $\overline{\text{INT}}$ . These pins allow inputs to cause program branches without the necessity to load an input port into the accumulator. The T0, T1, and  $\overline{\text{INT}}$  pins have other possible functions as well. See the pin description in Section 12.2.

#### 12.1.6 Program Counter and Stack

The Program Counter is an independent counter while the Program Counter Stack is implemented suing pairs of registers in the Data Memory Array. Only 10, 11, or 12 bits of the Program Counter are used to address the 1024, 2048, or 4096 words of on-board program memory of the 8048AH, 8049AH, or 8050AH, while the most significant bits can be used for external Program Memory fetches. See Figure 12.5. The Program Counter is initialized to zero by activating the Reset line.




Figure 12-5. Program Counter

An interrupt or CALL to a subroutine causes the contents of the program counter to be stored in one of the 8 register pairs of the Program Counter Stack as shown in Figure 12-6. The pair to be used is determined by a 3-bit Stack Pointer which is part of the Program Status Word (PSW).




Figure 12-6. Program Counter Stack

Data RAM locations 8-23 are available as stack registers and are used to store the Program Counter and 4 bits of PSW as shown in Figure 12-6. The Stack Pointer when initialized to 000 points to RAM locations 8 and 9. The first subroutine jump or interrupt results in the program counter contents being transferred to locations 8 and 9 of the RAM array. The stack pointer is then incremented by one to point to locations 10 and 11 in anticipation of another CALL. Nesting of subroutines within subroutines can continue up to 8 times without overflowing the stack. If overflow does occur the deepest address stored (locations 8 and 9) will be overwritten and lost since the stack pointer overflows from 111 to 000. It also underflows from 000 to 111.

The end of a subroutine, which is signalled by a return instruction (RET or RETR), causes the Stack Pointer to be decremented and the contents of the resulting register pair to be transferred to the Program Counter.

#### 12.1.7 Program Status Word

An 8-bit status word which can be loaded to and from the accumulator exists called the Program Status Word (PSW). Figure 12-7 shows the information available in

the word. The Program Status Word is actually a collection of flip-flops throughout the machine which can be read or written as a whole. The ability to write to PSW allows for easy restoration of machine status after a power down sequence.




Figure 12-7. Program Status Word (PSW)

The upper four bits of PSW are stored in the Program Counter Stack with every call to subroutine or interrupt vector and are optionally restored upon return with the RETR instruction. The RET return instruction does not update PSW.

The PSW bit definitions are as follows:

- Bits 0-2: Stack Pointer bits (S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>)
- Bit 3: Not used ("1" level when read)
- Bit 4: Working Register Bank Switch Bit (BS) 0 = Bank 0 1 = Bank 1
- Bit 5: Flag 0 bit (F0) user controlled flag which can be complemented or cleared, and tested with the conditional jump instruction JF0.
- Bit 6: Auxiliary Carry (AC) carry bit generated by an ADD instruction and used by the decimal adjust instruction DA A.
- Bit 7: Carry (CY) carry flag which indicates that the previous operation has resulted in overflow of the accumulator.

#### 12.1.8 Conditional Branch Logic

The conditional branch logic within the processor enables several conditions internal and external to the processor to be tested by the users program. By using the conditional jump instruction the conditions that are listed in Table 12-1 can effect a change in the sequence of the program execution.

**Table 12-1** 

Device Testable	Jump Conditions (Jump On)		
Accumulator Bit Carry Flag User Flags (F0, F1)		not all zeros 1 1	
Timer Overflow Flag Test Inputs (T0, T1)	0 -	1	
Interrupt Input (INT)	0	1	

#### 12.1.9 Interrupt

An interrupt sequence is initiated by applying a low "0" level input to the INT pin. Interrupt is level triggered and active low to allow "WIRE ORing" of several interrupt sources at the input pin. Figure 12-8 shows the interrupt logic of the 8048AH. The Interrupt line is sampled every instruction cycle and when detected causes a "call to subroutine" at location 3 in program memory as soon as all cycles of the current instruction are complete. On 2cycle instructions the interrupt line is sampled on the 2nd cycle only. INT must be held low for at least 3 machine cycles to ensure proper interrupt operations. As in any CALL to subroutine, the Program Counter and Program Status word are saved in the stack. For a description of this operation see the previous section, Program Counter and Stack. Program Memory location 3 usually contains an unconditional jump to an interrupt service subroutine elsewhere in program memory. The end of an interrupt service subroutine is signalled by the execution of a Return and Restore Status instruction RETR. The interrupt system is single level in that once an interrupt is detected all further interrupt requests are ignored until execution of an RETR reenables the interrupt input logic. This occurs at the beginning of the second cycle of the RETR instruction. This sequence holds true also for an internal interrupt generated by timer overflow. If an internal timer/counter generated interrupt and an external interrupt are detected at the same time, the external source will be recognized. See the following Timer/Counter section for a description of timer interrupt. If needed, a second external interrupt can be created by enabling the timer/counter interrupt, loading FFH in the Counter (ones less than terminal count), and enabling the event counter mode. A "1" to "0" transition on the T1 input will then cause an interrupt vector to location 7.

#### INTERRUPT TIMING

The interrupt input may be enabled or disabled under Program Control using the EN I and DIS I instructions. Interrupts are disabled by Reset and remain so until enabled by the users program. An interrupt request must be removed before the RETR instruction is executed upon return from the service routine otherwise the processor will re-enter the service routine immediately. Many peripheral devices prevent this situation by resetting their interrupt request line whenever the processor accesses (Reads or Writes) the peripherals data buffer register. If the interrupting device does not require access by the processor, one output line of the 8048AH may be designated as an "interrupt acknowledge" which is activated by the service subroutine to reset the interrupt request. The INT pin may also be tested using the conditional jump instruction JNI. This instruction may be used to detect the presence of a pending interrupt before interrupts are enabled. If interrupt is left disabled, INT may be used as another test input like T0 and T1.

#### 12.1.10 Time/Counter


The 8048AH contains a counter to aid the user in counting external events and generating accurate time delays without placing a burden on the processor for these functions. In both modes the counter operation is the same, the only difference being the source of the input to the counter. The timer/event counter is shown in Figure 12-9.

#### COUNTER

The 8-bit binary counter is presettable and readable with two MOV instructions which transfer the contents of the accumulator to the counter and vice versa. The counter content may be affected by Reset and should be initialized by software. The counter is stopped by a Reset or STOP TCNT instruction and remains stopped until started as a timer by a START T instruction or as an event counter by a START CNT instruction. Once started the counter will increment to this maximum count (FF) and overflow to zero continuing its count until stopped by a STOP TCNT instruction or Reset.

The increment from maximum count to zero (overflow) results in the setting of an overflow flag flip-flop and in the generation of an interrupt request. The state of the overflow flag is testable with the conditional jump instruction JTF. The flag is reset by executing a JTF or by Reset. The interrupt request is stored in a latch and then ORed with the external interrupt input INT. The timer interrupt may be enabled or disabled independently of external interrupt by the EN TCNT1 and DIS TCNT1 instructions. If enabled, the counter overflow will cause a subroutine call to location 7 where the timer or counter service routine may be stored.

If timer and external interrupts occur simultaneously, the external source will be recognized and the Call will be to



can be created by enabling the famencoupigod truncated in a latch and then Okeck loading FFH in the Counter Cones less than terminal. The interrupt request is stored in a latch and then Okeck




Figure 12-9. Timer/Event Counter

location 3. Since the timer interrupt is latched it will remain pending until the external device is serviced and immediately be recognized upon return from the service routine. The pending timer interrupt is reset by the Call to location 7 or may be removed by executing a DIS TCNT1 instruction.

## AS AN EVENT COUNTER

Execution of a START CNT instruction connects the T1 input pin to the counter input and enables the counter. The T1 input is sampled at the beginning of state 3 or in later MCS-48 devices in state time 4. Subsequent high to low transitions on T1 will cause the counter to increment. T1 must be held low for at least 1 machine cycle to insure it won't be missed. The maximum rate at which the counter may be incremented is once per three instruction cycles (every 5.7 µsec when using an 8 MHz crystal) — there is no minimum frequency. T1 input must remain high for at least 1/5 machine cycle after each transition.

#### AS A TIMER

Eexcution of a START T instruction connects an internal clock to the counter input and enables the counter. The internal clock is derived bypassing the basic machine cycle clock through a  $\div 32$  prescaler. The prescaler is reset during the START T instruction. The resulting clock increments the counter every 32 machine cycles. Various delays from 1 to 256 counts can be obtained by presetting the counter and detecting overflow. Times longer than 256 counts may be achieved by accumulating multiple overflows in a register under software control. For time res-

olution less than 1 count an external clock can be applied to the T1 input and the counter operated in the event counter mode. ALE divided by 3 or more can serve as this external clock. Very small delays or "fine tuning" of larger delays can be easily accomplished by software delay loops.

Often a serial link is desirable in an MCS-48 family member. Table 12-2 lists the timer counts and cycles needed for a specific baud rate given a crystal frequency.

#### 12.1.11 Clock and Timing Circuits

Timing generation for the 8048AH is completely selfcontained with the exceeption of a frequency reference which can be XTAL, ceramic resonator, or external clock source. The Clock and Timing circuitry can be divided into the following functional blocks.

#### **OSCILLATOR**

The on-board oscillator is a high gain parallel resonant circuit with a frequency range of 1 to 11 MHz. The X1 external pin is the input to the amplifier stage while X2 is the output. A crystal or ceramic resonator connected between X1 and X2 provides the feedback and phase shift required for oscillation. If an accurate frequency reference is not required, ceramic resonator may be used in place of the crystal.

For accurate clocking, a crystal should be used. An externally generated clock may also be applied to X1–X2 as the frequency source. See the data sheet for more information.

Table 12-2. Baud Rate Generation

	Frequency (MHz)	T <sub>C</sub> y	T0 Prr(1/5 T <sub>Cy</sub> )	Timer Prescaler (32 T <sub>CY</sub> )	
	4	3.75μs	750ns	120μs	
	6	2.50μs	500ns	80μs	
	8	1.88μs	375ns	60.2μs	
	11 QARRO 0	1.36μs	275ns	43.5μs	
Baud Rate	4 MHz Timer Counts + Instr. Cycles	6 MHz Timer Counts + Instr. Cycles	8 MHz Timer Counts + Instr. Cycles	11 MHz Timer Counts + Instr. Cycles	
110	75 + 24 Cycles	113 + 20 Cycles	151 + 3 Cycles	208 + 28 Cycles	
	.01% Error	.01% Error	.01% Error	.01% Error	
300	27 + 24 Cycles	41 + 21 Cycles	55 + 13 Cycles	76 + 18 Cycles	
	.1% Error	.03% Error	.01% Error	.04% Error	
1200	6 + 30 Cycles	10 + 13 Cycles	12 + 27 Cycles	19 + 4 Cycles	
	.1% Error	.1% Error	.06% Error	.12% Error	
1800	4 + 20 Cycles	6 + 30 Cycles	9 + 7 Cycles	12 + 24 Cycles	
	.1% Error	.1% Error	.17% Error	.12% Error	
2400	3 + 15 Cycles	5 + 6 Cycles	6 + 24 Cycles	9 + 18 Cycles	
	.1% Error	.4% Error	.29% Error	.12% Error	
4800	1 + 23 Cycles	2 + 19 Cycles	3 + 14 Cycles	4 + 25 Cycles	
	1.0% Error	.4% Error	.74% Error	.12% Error	

#### STATE COUNTER COM VIEWS of non Ryaled regular to

The output of the oscillator is divided by 3 in the State Counter to create a clock which defines the state times of the machine (CLK). CLK can be made available on the external pin T0 by executing an ENTO CLK instruction. The output of CLK on TO is disabled by Reset of the processor.

## CYCLE COUNTER

CLK is then divided by 5 in the Cycle Counter to provide a clock which defines a machine cycle consisting of 5 machine states as shown in Figure 12-10. Figure 12-11 shows the different internal operations as divided into the machine states. This clock is called Address Latch Enable (ALE) because of its function in MCS-48 systems with external memory. It is provided continuously on the ALE output pin. and samplifier and in my farmance

#### 12.1.12 Reset had ed abliving CX bas IX assured

The reset input provides a means for initialization for the processor. This Schmitt-trigger input has an internal pullup device which in combination with an external 1 µ fd capacitor provides an internal reset pulse of sufficient length to guarantee all circuitry is reset, as shown in Figure 12-12. If the reset pulse is generated externally the RESET pin must be held low for at least 10 milliseconds after the

power supply is within tolerance. Only 5 machine cycles (6.8 µs @ 11 MHz) are required if power is already on and the oscillator has stabilized. ALE and PSEN (if EA = 1) are active while in Reset.

Reset performs the following functions:

- 1) Sets program counter to zero.
- 2) Sets stack pointer to zero.
- 3) Selects register bank 0.
- 4) Selects memory bank 0.
- 5) Sets BUS to high impedance state (except when EA = 5V).
- 6) Sets Ports 1 and 2 to input mode. Eexcution of a START T instruction
- 7) Disables interrupts (timer and external). 8) Stops timer. All galaxies and beying a special lameter.
- during the START T instruction. The resulting
- 9) Clears timer flag. delays from 1 to 256 counts can be obtained by pro-
- 10) Clears F0 and F1.
- 11) Disables clock output from TO.




Figure 12-10. MCS®-48 Timing Generation and Cycle Timing

#### 12.1.13 Single-Step

This feature, as pictured in Figure 12-13, provides the user with a debug capability in that the processor can be stepped through the program one instruction at a time. While stopped, the address of the next instruction to be fetched is available concurrently on BUS and the lower

half of Port 2. The user can therefore follow the program through each of the instruction steps. A timing diagram, showing the interaction between output ALE and input  $\overline{SS}$ , is shown. The BUS buffer contents are lost during single step; however, a latch may be added to reestablish the lost I/O capability if needed. Data is valid at the leading edge of ALE.

Figure 12-11, 8048AH 8049AH Instruction Timing Diagram

Figure 12-11. 8048AH/8049AH Instruction Timing Diagram

ENTO CLK

	THE STATE OF		11 1 18						
c les	Old I	CYCLE	n	<b>—</b>		CYCLE 2			
INSTRUCTION	S1	S2	\$3	S4 2	\$5	S1	S2	S3	S4
IN A,P	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	一一二。	*INCREMENT TIMER	88-50	-	READ PORT	-	* -
OUTL P,A	FETCH INSTRUCTION	INCREMENT. PROGRAM COUNTER	114-	*INCREMENT TIMER	OUTPUT TO PORT	-	-		• -
ANL P, = DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER		*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	- 1	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT
ORL P, = DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER		*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	- /	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT
INS A, BUS	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	11-5-	INCREMENT TIMER	100.000	E CONTRACTOR CONTRACTO	READ PORT	- TIEST	- Nebr
OUTL BUS, A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	1 -	INCREMENT	OUTPUT TO PORT	8 1	S ICHO	- 7	.700
ANL BUS, = DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	F- 6	*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	1	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT
ORL BUS, = DATA	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	11 =1 %	*INCREMENT TIMER	READ PORT	FETCH IMMEDIATE DATA	五十二	INCREMENT PROGRAM COUNTER	*OUTPUT TO PORT
MOVX @ R,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT RAM ADDRESS	INCREMENT TIMER	OUTPUT DATA TO RAM	1 7 00	To I was	The second	-
MOVX A,@R	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT RAM ADDRESS	INCREMENT	g - 88	10 10	READ	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	-
MOVD A,Pi	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT	- 10 to 10 t	2 1 2 1 5	READ P2 LOWER		
MOVD P <sub>j</sub> ,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	OUTPUT DATA TO P2 LOWER	0 1	A -		• -
ANLD P,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	OUTPUT DATA	[설 8-	- E	185	• -
ORLD P,A	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	OUTPUT OPCODE/ADDRESS	INCREMENT TIMER	OUTPUT DATA	north-market	-	1000	· -
J(CONDITIONAL)	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	SAMPLE CONDITION	*INCREMENT SAMPLE	-	FETCH IMMEDIATE DATA	-	UPDATE PROGRAM COUNTER	
STRT T STRT CNT	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	1 4 -	· 45 -	START			ğlınılğ.	
STOP TCNT	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	17 6	·0 -	STOP	*VALID INSTRUCTION ADDRESSES ARE OUTPU AT THIS TIME IF EXTERNAL PROGRAM MEMO BEING ACCESSED.			
ENI	FETCH INSTRUCTION	INCREMENT PROGRAM COUNTER	3 4	* ENABLE INTERRUPT	-				E OUTPU
DISI	FETCH	INCREMENT PROGRAM COUNTER	1 - 12	* DISABLE INTERRUPT	_				M MEMOR
THE R. P. LEWIS CO., LANSING, MICH.	PVI				-	(1) IN LATER M	ICS-48 DEV	/ICES T1 IS SAMPLED IN	S4.

\* ENABLE

CLOCK

FETCH INCREMENT PROGRAM COUNTER

ARE OUTPUT RAM MEMORY IS

S5

-




Figure 12-12

#### TIMING

The 8048AH operates in a single-step mode as follows:

- The processor is requested to stop by applying a low level on SS.
- 2) The processor responds by stopping during the address fetch portion of the next instruction. If a double cycle instruction is in progress when the single step command is received, both cycles will be completed before stopping.
- 3) The processor acknowledges it has entered the stopped state by raising ALE high. In this state (which can be maintained indefinitely) the address of the next instruction to be fetched is present on BUS and the lower half of port 2.
- 4) SS is then raised high to bring the processor out of the stopped mode allowing it to fetch the next instruction.

  The exit from stop is indicated by the processor bringing ALE low.
- 5) To stop the processor at the next instruction SS must be brought low again soon after ALE goes low. If SS is left high the processor remains in a "Run" mode.

A diagram for implementing the single-step function of the 8748H is shown in Figure 12-13. D-type flip-flop with preset and clear is used to generate  $\overline{SS}$ . In the run mode SS is held high by keeping the flip-flop preset (preset has precedence over the clear input). To enter single step, preset is removed allowing ALE to bring  $\overline{SS}$  low via the

clear input. ALE should be buffered since the clear input of an SN7474 is the equivalent of 3 TTL loads. The processor is now in the stopped state. The next instruction is initiated by clocking a "1" into the flip-flop. This "1" will not appear on  $\overline{SS}$  unless ALE is high removing clear from the flip-flop. In response to  $\overline{SS}$  going high the processor begins an instruction fetch which brings ALE low resetting  $\overline{SS}$  through the clear input and causing the processor to again enter the stopped state.

#### 12.1.14 Power Down Mode (8048AH, 8049AH, 8050AH, 8039AHL, 8035AHL, 8040AHL)

Extra circuitry has been added to the 8048AH/8049AH/8050AH ROM version to allow power to be removed from all but the data RAM array for low power standby operation. In the power down mode the contents of data RAM can be maintained while drawing typically 10% to 15% of normal operating power requirements.

 $V_{CC}$  serves as the 5V supply pin for the bulk of circuitry while the  $V_{DD}$  pin supplies only the RAM array. In normal operation both pins are a 5V while in standby,  $V_{CC}$  is at ground and  $V_{DD}$  is maintained at its standby value. Applying Reset to the processor through the RESET pin inhibits any access to the RAM by the processor and guarantees that RAM cannot be inadvertently altered as power is removed from  $V_{CC}$ .

A typical power down sequence (Figure 12-14) occurs as follows:

- Imminent power supply failure is detected by user defined circuitry. Signal must be early enough to allow 8048AH to save all necessary data before V<sub>CC</sub> falls below normal operating limits.
- Power fail signal is used to interrupt processor and vector it to a power fail service routine.
- 3) Power fail routine saves all important data and machine status in the internal data RAM array. Routine may also initiate transfer of backup supply to the V<sub>DD</sub> pin and indicate to external circuitry that power fail routine is complete.
- Reset is applied to guarantee data will not be altered as the power supply falls out of limits. Reset must be held low until V<sub>CC</sub> is at ground level.

Recovery from the Power Down mode can occur as any other power-on sequence with an external capacitor on the Reset input providing the necessary delay. See the previous section on Reset.




Figure 12-13. Single Step Operation




Figure 12-14. Power Down Sequence

#### 12.1.15 External Access Mode

Normally the first 1K (8048AH), 2K (8049AH), or 4K (8050AH) words of program memory are automatically fetched from internal ROM or EPROM. The EA input pin however allows the user to effectively disable internal program memory by forcing all program memory fetches to reference external memory. The following chapter explains how access to external program memory is accomplished.

The External Access mode is very useful in system test and debug because it allows the user to disable his internal applications program and substitute an external program of his choice — a diagnostic routine for instance. In addition, section 12.4 explains how internal program memory can be read externally, independent of the processor. A "1" level on EA initiates the external accesss mode. For proper operation, Reset should be applied while the EA input is changed.

#### 12.1.16 Sync Mode

The 8048AH, 8049AH, 8050AH has incorporated a new SYNC mode. The Sync mode is provided to ease the design of multiple controller circuits by allowing the designer to force the device into known phase and state time. The SYNC mode may also be utilized by automatic test equipment (ATE) for quick, easy, and efficient synchronizing between the tester and the DUT (device under test).

SYNC mode is enabled when SS' pin is raised to high voltage level of +12 volts. To begin synchronization, TO is raised to 5 volts at least four clocks cycles after SS'. TO must be high for at least four X1 clock cycles to fully

reset the prescaler and time state generators. To may then be brought down with the rising edge of X1. Two clock cycles later, with the rising edge of X1, the device enters into Time State 1, Phase 1, SS' is then brought down to 5 volts 4 clocks later after T0. RESET' is allowed to go high 5 tCY (75 clocks) later for normal execution of code. See Figure 12-15.

#### 12.1.17 Idle Mode

Along with the standard power down, the 80C438, 80C49, 80C50 has added an IDLE mode instruction (01H) to give even further flexibility and power management. In the IDLE mode, the CPU is frozen while the oscillator, RAM, timer, and the interrupt circuitry remains fully active.

When the IDL instruction (01H) is decoded, the clock to the CPU is stopped. CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM, and all the registers maintain their data throughout idle.


Externally, the following occurs during idle:

- The ports remain in the logical state they were in when idle was executed.
- The bus remains in the logical state it was in when idle was executed if the bus was latched.
  - If the bus was in a high Z condition or if external program memory is used the bus will remain in the float state.
- 3) ALE remains in the inactive state (low).
- 4) RD', WR', PROG', and PSEN' remains in the inactive state (high).
- 5) To outputs clock if enabled.

There are three ways of exiting idle. Activating any enabled interrupt (external or timer) will cause the CPU to vector to the appropriate interrupt routine. Following a RETR instruction, program execution will resume at the instruction following the address that contained the IDL instruction.

The F0 and F1 flags may be used to give an indication if the interrupt occurred during normal program execution or during idle. This is done by setting or clearing the flags before going into idle. The interrupt service routine can examine the flags and act accordingly when idle is terminated by an interrupt.

Resetting the device can also terminate idle. Since the oscillator is already running, five machine cycles are all that is required to insure proper machine operation.



needs in the logical state it was in when the report of the following was latered was in when the logical state it was in when




Figure 12-16. 8048AH and 8049AH Logic Symbol

#### 12.2 PIN DESCRIPTION

The MCS-48 processors are packaged in 40 pin Dual In-Line Packages (DIP's). Table 12-3 is a summary of the functions of each pin. Figure 12-16 is the logic symbol for the 8048AH product family. Where it exists, the second paragraph describes each pin's function in an expanded MCS-48 system. Unless otherwise specified, each input is TTL compatible and each output will drive one standard TTL load.

Table 12-3. Pin Description

Designation	Pin Number*	Function	Function	niq Number	Designation		
V <sub>SS</sub> organis	20	Circuit GND potential					
day the processor	26 e "single step	operation for both ROM	Programming power supply; 21V during program for the 8748H/8749H; +5V during operation for both ROM and EPROM. Low power standby pin in 8048AH and 8049AH/8050AH ROM versions.				
V <sub>CC</sub>	40		during operation and d		nd 8749H pro-		
PROG anda	3049AH/805		nt pin during 8748H/8749F	a i	. Output strobe		
P10-P17 (Port 1)	27-34	Manager Constitution Company	port. (Internal Pullup ≈ 5	0ΚΩ)			
P20-P27 (Port 2)	21-24 35-38	8-bit quasi-bidirectional	port. (Internal Pullup ≈ 5				
(1 011 2)			r high order program counserve as a 4-bit I/O expan				
D0-D7 JHA (BUS)	0408 12-19 08		hich can be written or read n also be statically latched		y using the RD,		
f and S749H a		ory fetch, and receives the	program counter bits during addressed instruction und data during an external D, and WR.	der the control	of PSEN. Also ore instruction,		
arely 4000 <b>0T</b> g light and certal velongths in th	han approximated that sun ups have war	can be designated as a clo	the conditional transfer in the conditional transfer in the conditional transfer in the conditional transfer in the conditional transfer in	LK instruction.			
stant exposure erase the typic ars while it wou	oo tada woda	Input pin testable using tevent counter input using	the JTI, and JNTI instrug the STRT CNT instruction	ctions. Can be	designated the		
ne when TNI	2019 98602 01	Interrupt input. Initiates after a reset. (Active low)	an interrupt if interrupt is		ss, applying date		
extended period over the 8748	conditions for ould be placed	Interrupt must remain lov	w for at least 3 machine cyc				
RD	muserio 8 moin	Output strobe activated of BUS from an external de	during a BUS read. Can bevice. (Active low)		e data onto the		
H Program Men	ABET and 8 / 459 tine.	Used as a Read Strobe to	External Data Memory.				
RESET	procedure fo	at the science Activities of the professional approximation of the activities of th	alize the processor. Also use low) (Internal pullup ≈ 801		M programming		
WR mi sait		Output strobe during a B data memory.	BUS write. (Active low) U	sed as write str	obe to external		
ALE STORY OF	5W-qqxcm². imately 15 to 12000 kW/ci	Address Latch Enable. Ta clock output.	his signal occurs once dur	migrature pure	and is useful as		
	ould be placed	The negative edge of ALE	strobes address into extern	nal data and pro			

Table 12-3. Pin Description (Continued)

Designation	Pin Number*	Function	Function	Pin Number*	nottangles
PSEN gainub VC+ :H	<b>e</b> 8748H/8749	Program Store Enable. The memory, (Active low)			ternal program
SSHARAR 6		Single step input can be use through each instruction. modes (See 2.1.16)	(Active low) (Internal p	ullup ≈ 300KΩ	
EA Output strobe	7 rogramming (O)	External Access input wh ternal memory. Useful for gram verification. (Active verification and +18V for $10M\Omega$ on $8048AH/8049A$	emulation and debug, a e high) +12V for 8048A 8748H/8749H program	nd essential for t H/8049AH/805 verification (Int	esting and pro- 50AH program ernal pullup ≈
XTALI	2	One side of crystal input f	or internal oscillator. A		ernal source.
XTAL2	S bits during an	Other side of crystal/exte	rnal source input.		

<sup>\*</sup>Unless otherwise stated, inputs do not have internal pullup resistors. 8048AH, 8748H, 8049AH, 8050AH, 8040AHL

## 12.3 PROGRAMMING, VERIFYING AND ERASING EPROM

The internal Program Memory of the 8748H and the 8749H may be erased and reprogrammed by the user as explained in the following sections. See also the 8748H and 8749H data sheets.

#### 12.3.1 Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. This programming algorithm applies to both the 8748H and 8749H. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a descsription of their functions:

Pin	Function
XTAL 1	Clock Input (3 to 4 MHz)
Reset	Initialization and Address Latching
Test 0	Selection of Program (0V) or Verify (5V) Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P20-1	Address Input for 8748H
P20-2	Address Input for 8749H
V <sub>DD</sub>	Programming Power Supply
PROG	Program Pulse Input
P10-P11	Tied to ground (8749H only)

## 8748H AND 8749H ERASURE CHARACTERISTICS

The erasure characteristics of the 8748H and 8749H are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (A). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000A range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8748H and 8749H in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8748H or 8749H is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 8748H window to prevent unintentional erasure.

When erased, bits of the 8748H and 8749H Program Memory are in the logic "0" state.

The recommended erasure procedure for the 8748H and 8749H is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (A). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a  $12000\mu \text{W/cm}^2$  power rating. The 8748H and 8749H should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter in their tubes and this filter should be removed before erasure.




Figure 12-17. Program/Verify Sequence for 8749H/8748H




Figure 12-17, Program Verify Sequence for 8749H/8748H

### CHAPTER 13 EXPANDED MCS®-48 SYSTEM

#### 13.0 INTRODUCTION

If the capabilities resident on the single-chip 8048AH/8748H/8035AHL/8049AH/8749H/8039AHL are not sufficient for your system requirements, special on-board circuitry allows the addition of a wide variety of external memory, I/O, or special peripherals you may require. The processors can be directly and simply expanded in the following areas:

- Program Memory to 4K words
- Data Memory to 320 words (384 words with 8049AH)
- I/O by unlimited amount
- Special Functions using 8080/8085AH peripherals

By using bank switching techniques, maximum capability is essentially unlimited. Bank switching is discussed later in the chapter. Expansion is accomplished in two ways:

- 1) Expander I/O A special I/O Expander circuit, the 8243, provides for the addition of four 4-bit Input/ Output ports with the sacrifice of only the lower half (4-bits) of port 2 for inter-device communication. Multiple 8243's may be added to this 4-bit bus by generating the required "chip select" lines.
- Standard 8085 Bus One port of the 8048AH/ 8049AH is like the 8-bit bidirectional data bus of the 8085 microcomputer system allowing interface to the numerous standard memories and peripherals of the MCS®-80/85 microcomputer family.

MCS-48 systems can be configured using either or both of these expansion features to optimize system capabilities to the application.

Both expander devices and standard memories and peripherals can be added in virtually any number and combination required.

#### 13.1 EXPANSION OF PROGRAM MEMORY

Program Memory is expanded beyond the resident 1K or 2K words by using the 8085 BUS feature of the MCS®-48. All program memory fetches from the addresses less than 1024 on the 8048AH and less than 2048 on the 8049AH occur internally with no external signals being generated (except ALE which is always present). At address 1024 on the 8048AH, the processor automatically initiates external program memory fetches.

#### 13.1.1 Instruction Fetch Cycle (External)

As shown in Figure 13-1, for all instruction fetches from addresses of 1024 (2048) or greater, the following will occur:

- 1) The contents of the 12-bit program counter will be output on BUS and the lower half of port 2.
- Address Latch Enable (ALE) will indicate the time at which address is valid. The trailing edge of ALE is used to latch the address externally.
- Program Store Enable (PSEN) indicates that an external instruction fetch is in progress and serves to enable the external memory device.
- 4) BUS reverts to input (floating) mode and the processor accepts its 8-bit contents as an instruction word.




Figure 13-1. Instruction Fetch from External Program Memory

All instruction fetches, including internal addresses, can be forced to be external by activating the EA pin of the 8048AH/ 8049AH/8050AH. The 8035AHL/8039AHL/8040AHL processors without program memory always operate in the external program memory mode (EA = 5V).

## 13.1.2 Extended Program Memory Addressing (Beyond 2K)

For programs of 2K words or less, the 8048AH/8049AH addresses program memory in the conventional manner. Addresses beyond 2047 can be reached by executing a program memory bank switch instruction (SEL MB0, SEL MB1) followed by a branch instruction (JMP or CALL). The bank switch feature extends the range of branch instructions beyond their normal 2K range and at the same time prevents the user from inadvertently crossing the 2K boundary.

#### PROGRAM MEMORY BANK SWITCH

The switching of 2K program memory banks is accomplished by directly setting or resetting the most significant bit of the program counter (bit 11); see Figure 13-2. Bit 11 is not altered by normal incrementing of the program counter but is loaded with the contents of a special flip-flop each time a JMP or CALL instruction is executed. This special flip-flop is set by executing an SEL MB1

instruction and reset by SEL MB0. Therefore, the SEL MB instruction may be executed at any time prior to the actual bank switch which occurs during the next branch instruction encountered. Since all twelve bits of the program counter, including bit 11, are stored in the stack, when a Call is executed, the user may jump to subroutines across the 2K boundary and the proper bank will be restored upon return. However, the bank switch flip-flop will not be altered on return.




Figure 13-2. Program Counter

#### INTERRUPT ROUTINES

Interrupts always vector the program counter to location 3 or 7 in the first 2K bank, and bit 11 of the program

counter is held at "0" during the interrupt service routine. The end of the service routine is signalled by the execution of an RETR instruction. Interrupt service routines should therefore be contained entirely in the lower 2K words of program memory. The execution of a SEL MB0 or SEL MB1 instruction within an interrupt routine is not recommended since it will not alter PC11 while in the routine, but will change the internal flip-flop.

#### 13.1.3 Restoring I/O Port Information

Although the lower half of Port 2 is used to output the four most significant bits of address during an external program memory fetch, the I/O information is still outputed during certain portions of each machine cycle. I/O information is always present on Port 2's lower 4 bits at the rising edge of ALE and can be sampled or latched at this time.

#### 13.1.4 Expansion Examples

Shown in Figure 13-3 is the addition of 2K words of program memory using an 2716A 2K x 8 ROM to give a total of 3K words of program memory. In this case no chip select decoding is required and PSEN enables the memory directly through the chip select input. If the system requires only 2K of program memory, the same configuration can be used with an 8035AHL substituted for the 8048AH. The 8049AH would provide 4K of program memory with the same configuration.




Figure 13-3. Expanding MCS®-48 Program Memory Using Standard Memory Products




Figure 13-4. External Program Memory Interface

Figure 13-4 shows how the 8755/8355 EPROM/ROM with I/O interfaces directly to the 8048AH without the need for an address latch. The 8755/8355 contains an internal 8-bit address latch eliminating the need for an 8212 latch. In addition to a 2K x 8 program memory, the 8755/8355 also contains 16 I/O lines addressable as two 8-bit ports. These ports are addressed as external RAM; therefore the RD and WR outputs of the 8048AH are required. See the following section on data memory expansion for more detail. The subsequent section on I/O expansion explains the operation of the 16 I/O lines.

#### 13.2 EXPANSION OF DATA MEMORY

Data Memory is expanded beyond the resident 64 words by using the 8085AH type bus feature of the MCS®-48.

#### 13.2.1 Read/Write Cycle

All address and data is transferred over the 8 lines of BUS. As shown in Figure 13-5, a read or write cycle occurs as follows:




Figure 13-5. External Data Memory Timings

- 1) The contents of register R0 or R1 is outputed on BUS.
- Address Latch Enable (ALE) indicates addresss is valid. The trailing edge of ALE is used to latch the address externally.
- 3) A read (RD) or write (WR) pulse on the corresponding output pins of the 8048AH indicates the type of data memory access in progress. Output data is valid at the trailing edge of WR and input data must be valid at the trailing edge of RD.
- 4) Dat (8 bits) is transferred in or out over BUS.

#### 13.2.2 Addressing External Data Memory

External Data Memory is accessed with its own two-cycle move instructions. MOVXA, @R and MOVX@R, A, which transfer 8 bits of data between the accumulator and the external memory location addressed by the contents of one of the RAM Pointer Registers R0 and R1. This allows 256 locations to be addressed in addition to the resident locations. Additional pages may be added by "bank switching" with extra output lines of the 8048AH.

#### 13.2.3 Examples of Data Memory Expansion

Figure 13-6 shows how the 8048AH can be expanded using the 8155 memory and I/O expanding device. Since the 8155 has an internal 8-bit address latch, it can interface directly to the 8048AH without the use of an external latch. The 8155 provides an additional 256 words of static data memory and also includes 22 I/O lines and a 14-bit timer. See the following section on I/O expansion and the 8155 data sheet for more details on these additional features.

#### 13.3 EXPANSION OF INPUT/OUTPUT

There are four possible modes of I/O expansion with the 8048AH: one using a special low-cost expander, the 8243; another using standard MCS-80/85 I/O devices; and a third using the combination memory I/O expander devices the 8155, 8355, and 8755. It is also possible to expand using standard TTL devices as shown in Chapter 5.

#### 13.3.1 I/O Expander Device

The most efficient means of I/O expansion for small systems is the 8243 I/O Expander Device which requires only 4 port lines (lower half of Port 2) for communication with the 8048AH. The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports #4–7 (see Figure 13-7). The following operations may be performed on these ports:

- Transfer Accumulator to Port
- Transfer Port to Accumulator
- AND Accumulator to Port
- OR Accumulator to Port

A 4-bit transfer from a port to the lower half of the Accumulator sets the most significant four bits to zero. All communication between the 8048AH and the 8243 occurs over Port 2 lower (P20–P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles: The first containing the "op code" and port address, and the second containing the actual 4 bits of data.




Figure 13-6. 8048AH Interface to 256 x 8 Standard Memories





Figure 13-7. 8243 Expander I/O Interface



A high to low transition of the PROG line indicates that address is present, while allow to high transition indicates the presence of data. Additional 8243's may be added to the four-bit bus and chip selected using additional output lines from the 8048AH/8748H.

#### I/O PORT CHARACTERISTICS

Each of the four 4-bit ports of the 8243 can serve as either input or output and can provide high drive capability in both the high and low state.

## 13.3.2 I/O Expansion with Standard Peripherals

Standard MCS-80/85 type I/O devices may be added to the MCS®-48 using the same bus and timing used for Data Memory expansion. Figure 13-8 shows an example of how an 8048AH can be connected to an MCS-85 peripheral. I/O devices reside on the Data Memory bus and in the data memory address space and are accessed with the same MOVX instructions. (See the previous section on data memory expansion for a description of timing.) The following are a few of the Standard MCS-80 devices which are very useful in MCS®-48 systems:

- 8214 Priority Interrupt Encoder
- 8251 Serial Communications Interface
- 8255 General Purpose Programmable I/O
- 8279 Keyboard/Display Interface
- 8253 Interval Timer

## 13.3.3 Combination Memory and I/O Expanders

As mentioned in the sections on program and data memory expansion, the 8355/8755 and 8155 expanders also contain I/O capability.




Figure 13-8. Keyboard/Display Interface

8355/8755: These two parts of ROM and EPROM equivalents and therefore contain the same I/O structure. I/O consists of two 8-bit ports which normally reside in the external data memory address space and are accessed with MOVX instructions. Associated with each port is an 8-bit Data Direction Register which defines each bit in the port as either an input or an output. The data direction registers are directly addressable, thereby allowing the user to define under software control each individual bit of the ports as either input or output. All outputs are statically latched and double buffered. Inputs are not latched.

**8155/8156:** I/O on the 8155/8156 is configured as two 8-bit programmable I/O ports and one 6-bit programmable

port. These three registers and a Control/Status register are accessible as external data memory with the MOVX instructions. The contents of the control register determines the mode of the three ports. The ports can be programmed as input or output with or without associated handshake communication lines. In the handshake mode, lines of the six-bit port become input and output strobes for the two 8-bit ports. Also included in the 8155 is a 14-bit programmable timer. The clock input to the timer and the timer overflow output are available on external pins. The timer can be programmed to stop on terminal count or to continuously reload itself. A square wave or pulse output on terminal count can also be specified.




Figure 13-9. Low Cost I/O Expansion

#### I/O EXPANSION EXAMPLES

Figure 13-9 shows the expansion of I/O using multiple 8243's. The only difference from a single 8243 system is the addition of chip selects provided by additional 8048AH output lines. Two output liens and a decoder could also be used to address the four chips. Large numbers of 8243's would require a chip select decoder chip such as the 8205 to save I/O pins.

Figure 13-10 shows the 8048AH interface to a standard MCS®-80 peripheral; in this case, the 8255 Programmable Peripheral Interface, a 40-pin part which provides three 8-bit programmable I/O ports. The 8255 bus interface is typical of programmable MCS®-80 peripherals with an 8-bit bidirectional data bus, a RD and WR input for Read/Write control, a CS (chip select) input used to enable the Read/Write control logic and the address inputs used to select various internal registers.




Figure 13-10. Interface to MCS®-80 Peripherals

Interconnection to the 8048AH is very straightforward with BUS, RD, and WR connecting directly to the corresponding pins on the 8255. The only design consideration is the way in which the internal registers of the 8255 are to be addressed. If the registers are to be addressed as external data memory using the MOVX instructions, the appropriate number of address bits (in this case, 2) must be latched on BUS using ALE as described in the section on external data memories. If only a single device is connected to BUS, the 8255 may be continuously selected by grounding CS. If multiple 8255's are used, additional address bits can be latched and used as chip selects.

A second addressing method eliminates external latches and chip select decoders by using output port lines as address and chip select lines directly. This method, of course, requires the setting of an output port with address information prior to executing a MOVX instruction.

#### 13.4 MULTI-CHIP MCS®-48 SYSTEMS

Figure 13-11 shows the addition of two memory expanders to the 8048AH, one 8355/8755 ROM and one 8156 RAM. The main consideration in designing such a system is the

addressing of the various memories and I/O ports. Note that in this configuration address lines  $A_{10}$  and  $A_{11}$  have been O Red to chip select the 8355. This ensures that the chip is active for all external program memory fetches in the 1K to 3K range and is disabled for all other addresses. This gating has been added to allow the I/O port of the 8355 to be used. If the chip was left selected all the time, there would be conflict between these ports and the RAM and I/O of the 8156. The NOR gate could be eliminated and  $A_{11}$  connected directly to the CE (instead of  $\overline{\rm CE}$ ) input of the 8355; however, this would create a 1K word "hole" in the program memory by causing the 8355 to be active in the 2K and 4K range instead of the normal 1K to 3K range

In this system the various locations are addressed as follows:

- Data RAM Addresses 0 to 255 when Port 2 Bit
   0 has been previously set = 1 and Bit 1 set = 0
- RAM I/O Addresses 0 to 3 when Port 2 Bit 0 = 1 and Bit 1 = 1
- ROM I/O Addresses 0 to 3 when Port 2 Bit 2 or Bit 3 = 1

See the memory map in Figure 13-12.




Figure 13-11. The Three-Component MCS®-48 System

#### 13.5 MEMORY BANK SWITCHING

Certain systems may require more than the 4K words of program memory which are directly addressable by the program counter or more than the 256 data memory and I/O locations directly addressable by the pointer registers R0 and R1. These systems can be achieved using ''bank switching'' techniques. Bank switching is merely the selection of various blocks of ''banks'' of memory using dedicated output port lines from the processor. In the case of the 8048AH, program memory is selected in blocks of 4K words at a time, while data memory and I/O are enabled 256 words at a time.

The most important consideration in implementing two or more banks is the software required to cross the bank boundaries. Each crossing of the boundary requires that the processor first write a control bit to an output port before accessing memory or I/O in the new bank. If program memory is being switched, programs should be organized to keep boundary crossings to a minimum.

Jumping to subroutines across the boundary should be avoided when possible since the programmer must keep track of which bank to return to after completion of the subroutine. If these subroutines are to be nested and accessed from either bank, a software "stack" should be implemented to save the bank switch bit just as if it were another bit of the program counter.

From a hardware standpoint bank switching is very straightforward and involves only the connection of an I/O line or lines as bank enable signals. These enables are ANDed with normal memory and I/O chip select signals to activate the proper bank.

#### 13.6 CONTROL SIGNAL SUMMARY

Table 13 summarizes the instructions which activate the various control outputs of the MCS®-48 processors. During all other instructions these outputs are driven to the active state.

Table 13-1. MCS®-48 Control Signals

Tuble to 1. moo 40 control orginals				
	while address is present, then retored who complete. No evita nead Port 2 is us			
RD	During MOVX, A, @R or INS Bus			
WR	During MOVX @R, A or OUTL Bus			
ALE w suley	Every Machine Cycle			
PSEN	During Fetch of external program memory (instruction or immediate data)			
PROG	During MOVD, A,P ANLD P,A MOVD P,A ORLD P,A			

#### 13.7 PORT CHARACTERISTICS

### 13.7 BUS Port Operations

The BUS port can operate in three different modes: as a latched I/O port, as a bidirectional bus port, or as a program memory address output when external memory is used. The BUS port lines are either active high, active low, or high impedance (floating).

The latched mode (INS, OUTL) is intended for use in the single-chip configuration where BUS is not begin used as an expander port. OUTL and MOVX instructions can be mixed if necessary. However, a previously latched output will be destroyed by executing a MOVX instruction and BUS will be left in the high impedance state. INS does not put the BUS in a high impedance state. Therefore, the use of MOVX after OUTL to put the BUS in a high impedance state is necessary before an INS instruction intended to read an external word (as opposed to the previously latched value).

OUTL should never be used in a system with external program memory, since latching BUS can cause the next instruction, if external, to be fetched improperly.

### 13.7.2 Port 2 Operations

The lower half of Port 2 can be used in three different ways: as a quasi-bidirectional static port, as an 8243 expander port, and to adddress external program memory.





Figure 13-12. Memory Map for Three-Component MCS®-48 Family

In all cases outputs are driven low by an active device and driven high momentarily by a low impedance device and held high by a high impedance device to VCC.

The port may contain latched I/O data prior to its use in another mode without affecting operation of either. If lower Port 2 (P20-3) is used to output address for an external program memory fetch, the I/O information pre-

viously latched will be automatically removed temporarily while address is present, then retored when the fetch is complete. However, if lower Port 2 is used to communicate with an 8243, previously latched I/O information will be removed and not restored. After an input from the 8243, P20-3 will be left in the input mode (floating). After an output to the 8243, P20-3 will contain the value written, ANDed, or ORed to the 8243 port.



	ADDRESS.	SECTION !
		MISSE ATAC
CIMD/STATUS		
A TROS		
E TROS		
TIMER LOW		
A TRO9		
PORT B		
A RGG		
8 HUG		

Figure 13-12. Memory Map for Three-Component MCS2-48 Family



# CHAPTER 14 MCS®-48 INSTRUCTION SET


#### 14.0 INTRODUCTION

The MCS\*-48 instruction set is extensive for a machine of its size and has been tailored to be straightforward and very efficient in its use of program memory. All instructions are either one or two bytes in length and over 80% are only one byte long. Also, all instructions execute in either one or two cycles and over 50% of all instructions execute in a single cycle. Double cycle instructions include all immediate instructions, and all I/O instructions.

The MCS-48 microcomputers have been designed to handle arithmetic operations efficiently in both binary and BCD as well as handle the single-bit operations required in control applications. Special instructions have also been included to simplify loop counters, table look-up routines, and N-way branch routines.

#### 14.0.1 Data Transfers

As can be seen in Figure 14.1, the 8-bit accumulator is the central point for all data transfers within the 8048. Data can be transferred between the 8 registers of each working register bank and the accumulator directly, i.e., the source or destination register is specified by the instruction. The remaining locations of the internal RAM array are referred to as Data Memory and are addressed indirectly via an address stored in either R0 or R1 of the active register bank. R0 and R1 are also used to indirectly address external data memory when it is present. Transfers to and from internal RAM require one cycle, while transfers to external RAM require two. Constants stored in Program Memory can be loaded directly to the accumulator and to the 8 working registers. Data can also be transferred directly between the accumulator and the on-



os no qual art sonatam to be being Figure 14-1. Data Transfer Instructions

HUS MOLLON I SHE BA- EJM

board timer counter or the accumulator and the Program Status word (PSW). Writing to the PSW alters machine status accordingly and provides a means of restoring status after an interrupt or of altering the stack pointer if necessary.

#### 14.0.2 Accumulator Operations

Immediate data, data memory, or the working registers can be added with or without carry to the accumulator. These sources can also be ANDed, ORed, or Exclusive ORed to the accumulator. Data may be moved to or from the accumulator and working registers or data memory. The two values can also be exchanged in a single operation.

In addition, the lower 4 bits of the accumulator can be exchanged with the lower 4-bits of any of the internal RAM locations. This instruction, along with an instruction which swaps the upper and lower 4-bit halves of the accumulator, provides for easy handling of 4-bit quantities, including BCD numbers. To facilitate BCD arithmetic, a Decimal Adjust instruction is included. This instruction is used to correct the result of the binary addition of two 2-digit BCD numbers. Performing a decimal adjust on the result in the accumulator produces the required BCD result.

Finally, the accumulator can be incremented, decremented, cleared, or complemented and can be rotated left or right 1 bit at a time with or without carry.

Although there is no subtract instruction in the 8048AH, this operation can be easily implemented with three single-byte single-cycle instructions.

A value may be subtracted from the accumulator with the result in the accumulator by:

- Complementing the accumulator
- Adding the value to the accumulator
- Complementing the accumulator

### 14.0.3 Register Operations

The working registers can be accessed via the accumulator as explained above, or can be loaded immediate with constants from program memory. In addition, they can be incremented or decremented or used as loop counters using the decrement and jump, if not zero instruction, as explained under branch instructions.

All Data Memory including working registers can be accessed with indirect instructions via R0 and R1 and can be incremented.

### 14.0.4 Flags

There are four user-accessible flags in the 8048AH: Carry, Auxiliary Carry, F0 and F1. Carry indicates overflow of the accumulator, and Auxiliary Carry is used to indiate overflow between BCD digits and is used during decimaladjust operation. Both Carry and Auxiliary Carry are accessible as part of the program status word and are stored on the stack during subroutines. F0 and F1 are undedicated general-purpose flags to be used as the programmer desires. Both flags can be cleared or complemented and tested by conditional jump instructions. F0 is also accessible via the Program Status word and is stored on the stack with the carry flags.

#### 14.0.5 Branch Instructions and dated year-14 bear

The unconditional jump instruction is two bytes and allows jumps anywhere in the first 2K words of program memory. Jumps to the second 2K of memory (4K words are directly addressable) are made first by executing a select memory bank instruction, then executing the jump instruction. The 2K boundary can only be crossed via a jump or subroutine call instruction, i.e., the bank switch does not occur until a jump is executed. Once a memory bank has been selected all subsequent jumps will be to the selected bank until another select memory bank instruction is executed. A subroutine in the opposite bank can be accessed by a select memory bank instruction followed by a call instruction. Upon completion of the subroutine, execution will automatically return to the original bank; however, unless the original bank is reselected, the next jump instruction encountered will again transfer execution to the opposite

Conditional jumps can test the following inputs and machine status:

- TO Input Pin
- T1 Input Pin
- INT Input Pin
- Accumulator Zero
- Any bit of Accumulator
- Carry Flag
- F0 Flag
- F1 Flag

Conditional jumps allow a branch to any address within the current page (256 words) of execution. The conditions tested are the instantaneous values at the time the conditional jump is executed. For instance, the jump on accumulator zero instruction tests the accumulator itself, not an intermediate zero flag.

The decrement register and jump if not zero instruction combines a decrement and a branch instruction to create an instruction very useful in implementing a loop counter. This instruction can designate any one of the 8 working registers as a counter and can effect a branch to any address within the current page of execution.

A single-byte indirect jump instruction allows the program to be vectored to any one of several different locations based on the contents of the accumulator. The contents of the accumulator points to a location in program memory which contains the jump address. The 8-bit jump address refers to the current page of execution. This instruction could be used, for instance, to vector to any one of several routines based on an ASCII character which has been loaded in the accumulator. In this way ASCII key inputs can be used to initiate various routines.

#### 14.0.6 Subroutines

Subroutines are entered by executing a call instruction. Calls can be made like unconditional jumps to any address in a 2K word bank, and jumps across the 2K boundary are executed in the same manner. Two separate return instructions determine whether or not status (upper 4-bits of PSW) is restored upon return from the subroutine.

The return and restore status instruction also signals the end of an interrupt service routine if one has been in progress.

#### 14.0.7 Timer Instructions

The 8-bit on board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting. The counter can be started as a timer with an internal clock source or an event counter or timer with an external clock applied to the T1 input pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with an internal or an external clock source. In addition, two instructions allow the timer interrupt to be enabled or disabled.

#### 14.0.8 Control Instructions

Two instructions allow the external interrupt source to be enabled or disabled. Interrupts are initially disabled and are automatically disabled while an interrupt service routines is in progress and re-enabled afterward.

There are four memory bank select instructions, two to designate the active working register bank and two to control program memory banks. The operation of the program memory bank switch is explained in section 13.1.2.

The working register bank switch instructions allow the programmer to immediately substitute a second 8-register working register bank for the one in use. This effectively provides 16 working registers or it can be used as a means of quickly saving the contents of the registers in response to an interrupt. The user has the option to switch or not to switch banks on interrupt. However, if the banks are switched, the original bank will be automatically restored upon execution of a return and restore status instruction at the end of the interrupt service routine.

A special instruction enables an internal clock, which is the XTAL frequency divided by three to be output on pin T0. This clock can be used as a general-purpose clock in the user's system. This instruction should be used only to initialize the system since the clock output can be disabled only by application of system reset.

#### 14.0.9. Input/Output Instructions

Ports 1 and 2 are 8-bit static I/O ports which can be loaded to and from the accumulator. Outputs are statically latched but inputs are not latched and must be read while inputs are present. In addition, immediate data from program memory can be ANDed or ORed directly to Port 1 and Port 2 with the result remaining on the port. This allows "masks" stored in program memory to selectively set or reset individual bits of the I/O ports. Ports 1 and 2 are configured to allow input on a given pin by first writing a "1" out to the pin.

An 8-bit port called BUS can also be accessed via the accumulator and can have statically latched outputs as well. It too can have immediate data ANDed or ORed directly to its outputs, however, unlike ports 1 and 2, all eight lines of BUS must be treated as either input or output at any one time. In addition to being a static port, BUS can be used as a true synchronous bi-directional port using the Move External instructions used to access external data memory. When these instructions are executed, a corresponding READ or WRITE pulse is generated and data is valid only at that time. When data is not being transferred, BUS is in a high impedance state. Note that the OUTL, ANL, and the ORL instructions for the BUS are for use with internal program memory only.

The basic three on-board I/O ports can be expanded via a 4-bit expander bus using half of port 2. I/O expander devices on this bus consist of four 4-bit ports which are addressed as ports 4 through 7. These ports have their own AND and OR instructions like the on-board ports as well as move instructions to transfer data in or out. The expander AND and OR instructions, however, combine the contents of accumulator with the selected port rather than immediate data as is done with the on-board ports.

I/O devices can also be added externally using the BUS port as the expansion bus. In this case the I/O ports become "memory mapped", i.e., they are addressed in the same way as external data memory and exist in the external data memory address space addressed by pointer register RO or R1.

#### 14.1 INSTRUCTION SET DESCRIPTION

The following pages describe the MCS®-48 instruction set in detail. The instruction set is first summarized with instructions grouped functionally. This summary page is followed by a detailed description listed alphabetically by mnemonic opcode.

14.0.9. Input/Output Instructions

Ports I and 2 are 8-bit static I/O ports which can be loaded to and from the accumulator. Outquis are statically latched bet inputs are not latched and must be read while inputs are present. In addition, iromediate data from program are present so about 2 with the result remaining on the port. This allows "masks" stored in program memory to selectively set or reset included bits of the I/O ports. Ports 1 and 2 are configured to allow input on a given pin by first writing configured to the pin.

An 8-bit port called BUS can also be accessed via the accumulator and can have statically latched outputs as well. It too can have immediate data ANDod or ORed directly to its outputs, however, unlike ports I and 2, all cight lines of BUS must be treated as either input or output at any one time, in addition to being a static port, BUS can be used as a true synchronous bi-directional port using the Move External instructions used to access external data memory. When these instructions are executed, a corresponding READ or WRITE pulse is generated and data is valid only at that time. When data is not being the OUTL, ANI, and the ORL instructions for the BUS are for use with internal program memory only.

The basic three on-board I/O ports can be expanded via a 4-bit expander bus using half of port 2. I/O expander devices on this bus consist of four 4-bit ports which are addressed as ports 4 through 7. These ports have their own AND and OR instructions like the on-board ports as well as move instructions to transfer data in or out. The expander AND and OR instructions, however, combine the contents of accumulator with the selected port rather than immediate data as is done with the on-board ports. The alphabetical listing includes the following information.

- Mnemonic
- Machine Code
   Specific man bee retenuous as a avertaingure.
- Verbal Description
- Symbolic Description
- Assembly Language Example

The machine code is represented with the most significant bit (7) to the left and two byte instructions are represented with the first byte on the left. The assembly language examples are formulated as follows:

Arbitrary white relations and ASCII character white varities

Label: Mnemonic, Operand;

**Descriptive Comment** 

Millionance graves

Subroutines are entered by executing a cell instruction. Calls can be made like unconditional jumps to any address in a 2K word bank, and jumps across the 2K boundary are executed in the same manner. Two separate return instructions determine whether or not status (upper 4-bits of PSW) is sectored upon setum from the subrouting.

The return and restore status instruction also signals the end of an interrupt service routine if one has been in progress.

#### 14.0.7 Timer Instructions

The 8-bit on board timer/counter can be loaded or read via the accumulator while the counter is stopped or while counting. The counter can be started as a timer with an internal clock source or an event counter or times with an external clock applied to the TI input pin. The instruction external clock spired to the TI input pin. The instruction executed determines which clock source is used. A single instruction stops the counter whether it is operating with instruction allow the timer interrupt to be enabled on instructions allow the timer interrupt to be enabled or disabled.

#### 14.9.8 Control Instructions

Two instructions allow the external integrapt source to be enabled or disabled. Interrupts are initially disabled and are automatically disabled while an interrupt service routines is in progress and re-enabled afterward.

There are four memory bank select instructions, two to designate the active working register bank and two to control program memory banks. The operation of the program memory bank switch is explained in section 13.1.2.

### Instruction Set Summary

Mnemonic	Description lightee 0	Bytes	Cycle
Accumulator		10	Centre
ADD A, R	Add register to A	1	- ( A)3
ADD A, @R	Add data memory to A	1	1
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	108	a 1
ADDC A,	Add data memory with carry	118	a Je
ADDC A, # data	Add immediate with carry	2	1
ANL A. R	And register to A	110	DTHE
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A @R	Or data memory to A	1	1
ORL A, # data	Or immediate to A	2	2
XRL A, R	Exclusive Or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL, A, # data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A Eac	Decimal adjust A	000,80	попрег
SWAP A	Swap nibbles of A	1	1
RLA	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1
Input/Output			
IN A, P	Input port to A	1.	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input Expander port to A	1	2
MOVD P, A	Output A to Expander port	1	2
ANLD P, A	And A to Expander port	1	2
ORLD P. A	Or A to Expander port	1	2

Mnemonics copyright Intel Corporation 1983. \*For use with internal memory only.

-	Mnemonic	Description Inches 3	Bytes	Cycles
	Registers		esvak	Data
	INC R	Increment register		((000)
	INC @R	Increment data memory		NOK
	DEC R	Decrement register	1	1
		three in participants	98	Land St.
	Branch	data memory	mc 1	
	JMP addr	Jump unconditional	2	2
	JMPP @A	Jump indirect	and a	2
	DJNZ R, addr	Decrement register and jump	2	2
	JC addr	Jump on carry = 1	2	2
	JNC addr	Jump on carry = 0	2	2
	JZ addr	Jump on A Zero	2	2
	JNZ addr	Jump on A not Zero	2	2
	JT0 addr	Jump on T0 = 1	2	2
	JNT0 addr		2	2
	JT1 addr	Jump on T1 = 1 base	2	V(2V
	JNT1 addr	Jump on T1 = 0	2	
	JF0 addr	Jump on F0 = 1	2	2
	JF1 addr	Jump on F1 = 1	2	11123
	JTF addr	Jump on timer flag = 1	12	102
	JNI addr	Jump on INT = 0	2	2
	JBb addr	Jump on Accumulator	2	2
		Bit 100 NemiT eldaeld	TIMO	DIST
	Subroutine			
	CALL addr	Jump to subroutine	2	2
	RET	Return	1	2
	RETR	Return and restore	1	2
		status		ELL
	Flags			
	CLRC	Clear Carry	1	1
	CPL C	Complement Carry	1	1
	CLR F0	Clear Flag 0	1	1
	CPL F0	Complement Flag 0	1	1
	CLR F1	Clear Flag 1	1	1
	CPL F1	Complement Flag 1	1	1
	Data Moves			
	MOV A, R	Move register to A	1	1
	MOV A, @R	Move data memory to A	1	1
	MOV A, # data	Move immediate to A	2	2
	MOV R. A	Move A to register	1	1
	MOV @R, A	Move A to data memory	1	1
	MOV R, # data	Move immediate to register	2	2
	MOV @R, # data	Move immediate to data memory	2	2
	MOV A, PSW	Move PSW to A	1	1
	MOV PSW, A	Move A to PSW	1	1
			- The second second	THE RESERVE OF

### 8048AH/8748H/8049AH/8050AH/8749H Instruction Set Summary (Con't)

Mnemonic		nemonic Description		
Data M			271	SeigaR
(Cont'd	1)	Increment register	100	R SM
XCH A	, R	Exchange A and register	1 8	a Jui
XCH A	@R	Exchange A and data memory	1	1 030 falls18
XCHD	A, @R	Exchange nibble of A	1 <sub>ybi</sub>	a chin
MOVX	A, @R	Move external data memory to A	A Addr	2
MOVX	@R, A	Move A to external data memory	1	2
MOVP	A, @A	Move to A from current page	1,101	2
MOVP3	A, @A	Move to A from Page 3	1 1b)	2
Times/	Countar	De OT an amul.	ata fa	
	Counter	Read Timer/Counter		NTO:
MOV A		Load Timer/Counter		os 111.
STRT		Start Timer		bs 1Fil
STRT (		Start Counter		De 17L
STOP		Stop Timer/Counter		os TTU
EN TC		Enable Timer/Counter		DB 191
EN IC	NE	Interrupt	1 100	os dat
	AITI	Disable Timer/Counter	1	1
DIS TO	IIII			
DIS TO	NII	Interrupt		
		Interrupt	anii	conduction of
9	2	Interrupt enthordus of qmut.	anii	CALL
2 . 2	9	Interrupt  Jump to subroutine Return	anii	CALL
9	2	Interrupt enthordus of qmut.	anii	CALL
2 . 2	9	Interrupt  Jump to subroutine Return and restore	anii	CALL RETR
2 . 2	9	Interrupt  Jump to subroutine Return and restore	anii	CALL RETR
2 . 2	9 1 1	Jump to subroutine Return Return and restore status Clear Carry Complement Carry	aniiri xdxdr	CALL CALL RETR RETR CLR CCLR CCLR CCLR CCR CCR CCR CCR CCR
2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	211	Jump to subroutine Return Return and restore status Clear Carry Complement Carry Clear Flag 0	aniii xididr	CALL SETR RETR CLR CCLR CCLR FO
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Return Return and restore status Clear Carry Clear Fieg 0 Complement Carry Complement Flag 0	anito notice	RETR RETR CLR C CCR C CCR F CCLR F CCLR F
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Return Return and restore status Clear Carry Clear Fiag 0 Complement Carry Clear Fiag 0 Complement Flag 0 Clear Flag 1	antition of the state of the st	CALL CALL RETR RETR COUR COUR FOOLER FOO
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Return Return and restore status Clear Carry Clear Fieg 0 Complement Carry Complement Flag 0	antition of the state of the st	CALL CALL RETR RETR COUR COUR FOOLER FOO
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Actum Return and restore status Clear Carry Clear Fieg 0 Complement Clary Clear Fieg 1 Complement Flag 0 Complement Flag 1 Complement Flag 1	Tubs	PAGE PAGE COLR C COLR FI COLR FI COLR FI COLR FI COLR FI COLR FI COLR FI COLR FI
222	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	tump to subroutine Return Return Return and restore status Clear Carry Clear Fiag 0 Complement Plag 0 Clear Fiag 1 Complement Flag 1 Move register to A	addr addr addr addr iones	RETR RETR CCLR FI CCLR
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Actum Return and restore status Clear Carry Clear Fieg 0 Complement Clary Clear Fieg 1 Complement Flag 0 Complement Flag 1 Complement Flag 1	addr addr addr addr iones	RETR RETR CCLR FI CCLR
222	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Return Return and restore status Clear Carry Clear Fiag 0 Complement Carry Clear Fiag 0 Complement Flag 0 Complement Flag 1 Move register to A Move data memory	addr addr addr addr iones	PAGE OF COLR COLR FOR FOR FOR FOR FOR FOR FOR FOR FOR FO
	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Return Return Return Status Status Clear Carry Clear Fiag 0 Complement Carry Clear Fiag 0 Complement Fiag 0 Complement Fiag 1 Move register to A Move deta memory to A	and tubor	PAGE PAGE PAGE PAGE PAGE PAGE PAGE PAGE
S . S . S . S . S . S . S . S . S . S .	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Jump to subroutine Return Return Return Status Status Clear Carry Clear Fiag 0 Complement Carry Clear Fiag 0 Complement Fiag 0 Complement Fiag 1 Move register to A to A Move data memory Move immediate to A	nddr nddr nddr Savet Ro, Rata	PINGS PINGS COLR COLR COLR FOCER FOC
S	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	tump to subroutine Return Return Return Return Status Status Complement Carry Clear Fiag 0 Complement Flag 0 Complement Flag 1 Complement Flag 1 Move register to A to A Move data memory Move immediate to A to A Move A to register memory Move A to data memory Move immediate	oddr dddr savel savel (	RETR RETR COLR C COLR C COLR F COLR F COLR F MOV F MOV F MOV F MOV F
9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	tump to subroutine Return Return Return Return Return Status Status Complement Carry Clear Flag 0 Complement Flag 0 Complement Flag 0 Move register to A Move immediate to A Move immediate to A Move A to register Move A to register Move A to register Move A to register Move immediate Move immediate Move A to data Move immediate Move Immediate Move Immediate Move Immediate	word to be a second of the sec	RETR RETR RETR COLR F COLR F COLR F COLR F COLR F MOV F MOV F MOV F MOV F MOV F MOV F
2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 1 1 1 1 1 2 1 1 2 2 1 1 2 2	tump to subroutine Return Return Return and restore status Status Complement Carry Clear Flag 0 Complement Flag 0 Complement Flag 1 Complement Flag 1 Move data memory Move data memory Move A to register memory Move A to data Move immediate to A Move immediate memory Move immediate	word to be a second of the sec	RETR RETR CCLR FI CCLR FI CCLR FI CCLR FI CCLR FI CCLR FI MOV A MOV A MOV A MOV FI MOV FI FI MOV FI FI FI MOV FI FI MOV FI MOV F

Mnem	onic	Description description	Bytes Cycle
Contro	ol		polalumuoo
ENI		Enable external	18 4 60
		Interrupt	80 A QQ
DISI	2	Disable external	stab a A do
SEL R	BO	Interrupt Select register bank 0	9 A 200
SEL R		Select register bank 1	DOCA
SEL M		Select memory bank 0	63.5
SEL M		Select memory bank 1	1 400
ENTO	CLK	Enable clock output	1 8 4 14
		on TO	RO A IV
NOP	2	No Operation TonA	stap # A .40
		Or regulated to A	R A JA
		Decrement A	
			PLA
nemon	ics cop	pyright Intel Corporation 1	983.
4	1		A GAWA
100			A JI
	1		
	*	through carry	
	The state of the s	through carry Rolate A right	
	*	through carry Rotate A right Rotate A right	
	The state of the s	through carry Rolate A right	
1	F	through carry Rotate A right Rotate A right	
1 1	F.	through carry Rotate A right Forate A right through carry lapur part to A	
1 1 1 2 2 2 2	1 1	through carry Rotate A right Rotate A right through carry laput port to A Output A to port	
1 1 2 2 2 2 2 2	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	through carry Rotate A right Rotate A right through carry loput port to A Output A to port And immediate to port	
1 1 1 2 2 2 2 4	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Rotate A right Rotate A right Rotate A right through carry lopat port to A Output A to port And immediate to port Or immediate to port	
	1 1 1 2 2 1 1 1 2 2 2 1 1 1 1 1 1 1 1 1	through carry Rotate A right Rotate A right through carry Input port to A And immediate to port Or immediate to port Input BUS to A	
	1 1 1 2 2 2 2 7 1 7 1 7 1 7 1 7 1 7 1 7	through carry Rotate A right Rotate A right through carry Input port to A Output A to port And immediate to port Input BUS to A Output A to BUS Input BUS to A Output A to BUS	ILC A IRC A
	1 1 2 2 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1	through carry Rotate A right Rotate A right through carry Input port to A And immediate to port Or immediate to port Input BUS to A	R.C.A. IRCA IRCA IRCA NA.P. OUTLR, A. NRLP, # date NS.A. BUS. OUTLBUS.A. NA. R. BUS. ANL BUS. A. NA. BUS.
	1 1 1 2 2 2 2 7 1 7 1 7 1 7 1 7 1 7 1 7	through carry Rotate A right Rotate A right through carry Input port to A Output A to port And immediate to port Input BUS to A Output A to BUS Input BUS to A Output A to BUS	R.C.A.  RECA  RECA  RECA  RECA  N.A.F.  N.A.F.
	1 1 2 2 1 1 2 2 1 1 2 2 2 1 1 2 2 2 1 1 2 2 2 2 1 1 2 2 2 2 1 1 2	Rotate A right Rotate A right Rotate A right Rotate A right through carry Output A to port And immediate to port Input BUS to A Cortput BUS to A Cortput A to BUS And immediate to BUS	ILC A IRC R IRC R IRC A IRC R IRC A IRC R IRC A IRC R IRC A
	1 1 1 2 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2	through carry Rolate A right Rolate A right through carry Input port to A Output A to port And immediate to port Input BUS to A And immediate to BUS And immediate to BUS Output A to BUS And immediate to BUS Input Expander port Input Expander port	ILC A IRC B IRC A IRC B
	r r 2 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	Rotate A right Rotate A right Rotate A right Rotate A right Input port to A Output A to port And immediate to port Input BUS to A Or immediate to BUS Output A to BUS And immediate to BUS Output Expander port Input Expander port To A	IL.C.A. IR.A. IRC.A. IR

# MCS®-48 INSTRUCTION SET Symbols and Abbreviations Used OF 10 amiliaria at the second and applications used of the second and applications are a relations and a second and applications are a relations and a relations and applications are a relations are a relations and applications are a relations and applications are a relations and a relations are a relations and a relation and a relations are a relations and a relation and a relations are a relations and a relation and a relation are a relations and a relation and a relation are a relations and a relation are a relations and a relation and a relation are a relations and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a relation and a relation and a relation are a rela

СОИТЕГА	Accumulator Auxiliary Carry		
addr	12-Bit Program Memory	Address	
Bb	Bit Designator (b = 0-7)		
	Bank Switch		
BS BUS	BUS Port		
Cambba no	Carry omem stab thebises		Description:
CLK below	Clock so notsiumuses entr		
CNT	Event Counter		:nollerago
CRR	Conversion Result Regis	tera vom maga	
DOLLOG	Mnemonic for 4-Bit Digit	t (Nibble)	
data	8-Bit Number or Express	sion	
DBF	Memory Bank Flip-Flop		
F0, F1	Flag 0, Flag 1		ADD A,#data
I lob rb	Interrupt	10000000	
Challing of a	Mnemonic for "in-page"	Operation	Description:
PC	Program Counter	Carry is affected.	nonquossa
Pp	Port Designator (p = 1, 2	or 4-7) stab $\div$ (A) $\rightarrow$ (A)	
PSW	Program Status Word		
RITES	Data memory Pointer (i		
Rr OOA	Register Designator (r =	0-7)	
SP	Stack Pointer		0.1.0000
	Timer Contents to AccremiT	Rata mine Assert move	ADDC A,Rr
TF	Timer Flag	11111110	
T0, T1	Test 0, Test 1		
X bebbs	Mnemonic for External F	be cleared. The co	
	Immediate Data Prefix	Carry is affected.	
@	Indirect Address Prefix	+ (28) + (A) → (A)	
\$	Current Value of Program	n Counter	
(X)	Contents of X		
((X))	Contents of Location Ad		
-	Is Replaced by		

Mnemonics copyright Intel Corporation 1983.

### ADD A,R, Add Register Contents to Accumulator

Encoding: 0 1 1 0 1 r r r 68H-6FH

Description: The contents of register 'r' are added to the accumulator. Carry is

affected.

Operation: (A)  $\leftarrow$  (A) + (Rr) r = 0-7

Example: ADDREG: ADD A,R6 ;ADD REG 6 CONTENTS

TO ACC

### ADD A,@R, Add Data Memory Contents to Accumulator

Encoding; 0 1 1 0 0 0 0 i 60H-61H

Description: The contents of the resident data memory location addressed by register 'i' bits

0-5\*\* are added to the accumulator. Carry is affected.

Operation:  $(A) \leftarrow (A) + ((Ri))$ 

Example: ADDM: MOV RO, #01FH ;MOVE '1F' HEX TO REG 0

ADD A, @RO ;ADD VALUE OF LOCATION

OOA OT 18; et or Expression

Territor

### ADD A,#data Add Immediate Data to Accumulator

Encoding: 0 0 0 0 0 0 1 1 d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> 03H

**Description:** This is a 2-cycle instruction. The specified data is added to the accumulator.

Carry is affected.

Operation: (A) ← (A) + data

Example: ADDID: ADD A,#ADDER: GADD VALUE OF SYMBOL

(V-0 = 1) notemples; ADDER' TO ACC

#### ADDC A,Rr Add Carry and Register Contents to Accumulator

Encoding: 0 1 1 1 1 rrr 78H-7FH

Description: The content of the carry bit is added to accumulator location 0 and the carry

bit cleared. The contents of register 'r' are then added to the accumulator.

Carry is affected.

**Operation:** (A)  $\leftarrow$  (A) + (Rr) + (C)

**Example:** ADDRGC: ADDC A,R4 ;ADD CARRY AND REG 4

CONTENTS TO ACC

\*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H 0-7 in 8050AH

### ADDC A,@R; Add Carry and Data Memory Contents to Accumulator

Encoding: 0 1 1 1 0 0 0 i 70H-71H

**Description:** The content of the carry bit is added to accumulator location 0 and the carry bit cleared. Then the contents of the resident data memory location addressed by

register 'i' bits 0-5\*\* are added to the accumulator. Carry is affected.

Operation: (A)  $\leftarrow$  (A) + ((Ri)) + (C) i = 0-1

Example: ADDMC: MOV R1,#40 ;MOVE '40' DEC TO REG 1

ADDC A,@R1 ;ADD CARRY AND LOCATION 40

**:CONTENTS TO ACC** 

### ADDC A,@data Add Carry and Immediate Data to Accumulator incl. sisba. 2US JMA

**Encoding:** 0 0 0 1 0 0 1 1 d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> 13H

Description: This is a 2-cycle instruction. The content of the carry bit is added to

accumulator location 0 and the carry bit cleared. Then the specified data is

added to the accumulator. Carry is affected.

Operation: (A) ← (A) + data + (C) A . SUB ITUO na to not soft one

Example: ADDC A,#225 ;ADD CARRY AND '225' DEC

Example: ANDBUS: ANL BODA OT: K

### ANL A,R, Logical AND Accumulator with Register Mask

Encoding: 0 1 0 1 1 r r r s a 158H-5FH Hw 2-1 tro9 GMA tabled at state qu JMA

Description: Data in the accumulator is logically ANDed with the mask contained in

working register 'r'.

**Operation:** (A)  $\leftarrow$  (A) AND (Rr) r = 0-7

Example: ANDREG: ANL A,R3 ;'AND' ACC CONTENTS WITH MASK

IN REG 3

### ANL A,@R; Logical AND Accumulator with memory Mask

Encoding: 0 1 0 1 0 0 0 i 50H-51H

Description: Data in the accumulator is logically ANDed with the mask contained in the

data memory location referenced by register 'i' bits 0-5\*\*.

Operation: (A)  $\leftarrow$  (A) AND ((Ri)) i = 0-1

Example: ANDDM: MOV R0,#03FH ;MOVE '3F' HEX TO REG 0

ANL A, @RO ;'AND' ACC CONTENTS WITH

\*\* 0-5 in 8048AH/8748H ;MASK IN LOCATION 63

\*\* 0–5 in 8048AH/8748H 0–6 in 8049AH/8749H 0–7 in 8050AH

ANL A,#data Logical AND Accumulator with Immediate Mask 183 85A RO A DOGA Encoding: 0 1 0 1 0 0 1 1 53H 0000 d7 d6 d5 d4 d3 d2 d1 d0 **Description:** This is a 2-cycle instruction. Data in the accumulator is logically ANDed with an immediately-specified mask. register 'l' bits 0-5" are added to the Operation: (A) ← (A) AND data Examples: ANDID: ANL A,#0AFH ('AND' ACC CONTENTS :WITH MASK 10101111 ANL A,#3 + X/Y ;'AND' ACC CONTENTS ADD CARRY AND LOCATION 40 :WITH VALUE OF EXP ;'3 + XY/Y' ANL BUS,#data\* Logical AND BUS with Immediate Mask Encoding: 1 0 0 1 1 0 0 0 d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> | d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> | 98H Description: This is a 2-cycle instruction. Data on the BUS port is logically ANDed with an immediately-specified mask. This instruction assumes prior specification of an 'OUTL BUS, A' instruction. Operation: (BUS) - (BUS) AND data Example: ANDBUS: ANL BUS, #MASK ;'AND' BUS CONTENTS ;WITH MASK EQUAL VALUE dealy related H;OF SYMBOL 'MASK' leaded , H,A JMA ANL Pp,#data Logical AND Port 1-2 with Immediate Mask Encoding: | 1 0 0 1 | 1 0 p p d7 d6 d5 d4 d3 d2 d1 d0 99H-9AH Description: This is a 2-cycle instruction. Data on port 'p' is logically ANDed with an immediately-specified mask. Operation: (Pp) ← (Pp) AND DATA p = 1-2Example: ANDP2: ANL P2,#0F0H (AND' PORT 2 CONTENTS) ;WITH MASK 'FO' HEX (CLEAR P20-23) \* For use with internal program memory ONLY. Description: Data in the accumulator is logically ANDed with the mask contained in the

# Example: Add three groups of two humbers. Put subtotals in locations 50, 51 and ANLD Pp,A Logical AND Port 4-7 with Accumulator Mask notices in location for the control of the control of

Encoding: 1 0 0 1 1 1 p p 9CH-9FH

Description: This is a 2-cycle instruction. Data on port 'p' is logically ANDed with the

digit mask contained in accumulator bits 0-3.

**Operation:** (Pp) ← (Pp) AND (A0-3) p = 4-7

Note: The mapping of port 'p' to opcode bits 0-1 is as follows:

1 0 Port 0 0 4 0 1 5 1 0 6 1 1 7

Example: ANDP4: ANLD P4,A

;'AND' PORT 4 CONTENTS :WITH ACC BITS 0-3

### CALL address Subroutine Call

TEE dadi coo	Oubroutine	Out HOLLS		Un One
Encoding:	a <sub>10</sub> a <sub>9</sub> a <sub>8</sub> 1	0 1 0 0	a7 a6 a5 a	4 a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
	Page	Hex Op Code		LR A Clear Accumulator
	0	14		Encoding: 00100111
	1	34		Jensenberg and the second second
	2019	are clebed to z	accumulator	Description: The contents of the
	3	74		Operation: A 0
	4	94		
	5	B4		CLR C Clear Carry Bit
	6	D4		
	7	F4	97H	Encoding: 1 0 0 1 0 1 1 1 1

Description: This is a 2-cycle instruction. The program counter and PSW bits 4-7 are saved in the stack. The stack pointer (PSW bits 0-2) is updated. Program control is then passed to the location specified by 'address'. PC bit 11 is determined by the most recent SEL MB instruction.

A CALL cannot begin in locations 2046–2047 or 4094–4095. Execution continues at the instruction following the CALL upon return from the subroutine.

Operation:  $((SP)) \leftarrow (PC), (PSW_{4-7})$ 

 $(SP) \leftarrow (SP) + 1$  $(PC_{8-10}) \leftarrow (addr_{8-10})$ 

 $(PC_{0-7}) \leftarrow (addr_{0-7})$  $(PC_{11}) \leftarrow DBF$ 

14-11

total in location 52.5 Total may be a 100 GMA labeled A. 4 GMA

MOV R0.#50 :MOVE '50' DEC TO ADDRESS

:REG 0

BEGADD: MOV A,R1 3 MOVE CONTENTS OF REG 1

:TO ACC distance stage the to

ADD A,R2 ;ADD REG 2 TO ACC

CALL SUBTOT ;CALL SUBROUTINE 'SUBTOT'

ADDC A R3 ;ADD REG 3 TO ACC ADDC A,R4 ;ADD REG 4 TO ACC

CALL SUBTOT ;CALL SUBROUTINE 'SUBTOT'

ADDC A,R5 ;ADD REG 5 TO ACC ADDC A,R6 ;ADD REG 6 TO ACC

CALL SUBTOT ;CALL SUBROUTINE 'SUBTOT'
SUBTOT: MOV @R0.A :MOVE CONTENTS OF ACC TO

LOCATION ADDRESSED BY

BEG 0

FA

INC RO ;INCREMENT REG 0 due serbbs JJAO

;RETURN TO MAIN PROGRAM

#### CLR A Clear Accumulator

Encoding: 0 0 1 0 0 1 1 1 27H

Description: The contents of the accumulator are cleared to zero.

Operation: A ← 0

#### CLR C Clear Carry Bit

Encoding: 1 0 0 1 0 1 1 1 97H

**Description:** During normal program execution, the carry bit can be set to one by the ADD, ADD, ADD, RLC, CPL C, RRC, and DAA insructions. This instruction

at 11 fid presets the carry bit to zero. Isool ent of bessed nedt at lostnoo

Operation: C ← 0

noituanya 2001

CLR F1 an Clear Flag 1 and LLAO entition following the CALL upon the description

Encoding: 1 0 1 0 0 1 0 1 A5H

Description: Flag 1 is cleared to zero.

Operation: (F1) ← 0

Encoding: 1 0 0 0 0 1 0 1 Description: The 8-bit accumulator value is adH68ed to Description: Flag 0 is cleared to zero. Id ant paiwollot stigib (COB) lamiosO The carry bit C is affected. If the contents of bits 0-3 are C (F) := OP CPL AT Complement Accumulator elected and rest and rebro-doing up and Encoding: 0 0 1 1 0 1 1 1 Description: The contents of the accumulator are complemented. This is strictly a one's complement. Each one is changed to zero and vice-versa. Operation: (A) ← NOT (A) Example: Assume accumulator contains 01101010. CPLA: CPL A OT XIS ODA :ACC CONTENTS ARE COMPLE-:MENTED TO 10010101 CPL C Complement Carry Bit Encoding: 1 0 1 0 0 1 1 1 A7H Description: The setting of the carry bit is complemented; one is changed to zero, and zero is changed to one. Description: The contents of the accumulator are decreme (D) TON -- (C) :notion: **Example:** Set C to one; current setting is unknown. CTO1: CLR C ;C IS CLEARED TO ZERO Example: Decrement contents of external data memory location 63 MOV RO.#3FH CPL F0 Complement Flag 0 Encoding: 1 0 0 1 0 1 0 1 95H Description: The setting of flag 0 is complemented; one is changed to zero, and zero is changed to one. YHOMHM: Operation: F0 - NOT (F0) DEC Rr Decrement Register CPL F1 Complement Flag 1 Description: The setting of flag 1 is complemented; one is changed to zero, and zero is changed to one. Operation: (F1) ← NOT (F1)

### DA A Decimal Adjust Accumulator Encoding: 0 1 0 1 0 1 1 1 57H Description: The 8-bit accumulator value is adjusted to form two 4-bit Binary Coded Decimal (BCD) digits following the binary addition of BCD numbers. The carry bit C is affected. If the contents of bits 0-3 are greater than nine, or if AC is one, the accumulator is incremented by six. The four high-order bits are then checked. If bits 4-7 exceed nine, or if C is one, these bits are increased by six. If an overflow occurs, C is set Encoding: | 0 0 1 1 | 0 1 1 to one. Example: Assume accumulator contains 10011011. DA A STAN-BOW bins of the Date; ACC Adjusted to 00000001 ;WITH C SETA) TON - (A) inollers QO CAC 7 0 0 1 0 0 1 1 0 1 1 ADD SIX TO BITS 0-7 00000110 0 1 10100001 ADD SIX TO BITS 4-7 0 1 1 0 1 0 0 0 0 0 0 0 0 1 **DEC A** Decrement Accumulator Encoding: 0 0 0 0 0 1 1 1 07H Description: The contents of the accumulator are decremented by one. The carry flag is not affected. Example: Decrement contents of external data memory location 63. MOV RO,#3FH :MOVE '3F' HEX TO REG 0 MOVE CONTENTS OF MOVX A, @R0 :LOCATION 63 TO ACC DEC A DECREMENT ACC MOVX @RO,A MOVE CONTENTS OF ACC TO and zero is ;LOCATION 63 IN EXPANDED ;MEMORY . and of begnand **DEC Rr** Decrement Register CPL F1 Complement Fiag 1 Encoding: | 1 1 0 0 | 1 r r r C8H-CFH Description: The contents of working register 'r' are decremented by one. Description: The setting of flag 1 7-0 = plemented; one is of -(Rr) -(Rr) Example: DECR1: DEC R1 DECREMENT CONTENTS OF REG 1

### DIS I External Interrupt

**Encoding:** 

0001 0101

15H

Description: External interrupts are disabled. A low signal on the interrupt input pin has nifiates the interrupt sequence no effect.

# DIS TCNTI Disable Timer/Counter Interrupt Iquinoint relation Timer Iden 3 ITMOT M3

**Encoding:** 

00110101

35H

Description: Timer/counter interrupts are disabled. Any pending timer interrupt request is cleared. The interrupt sequence is not initiated by an overflow, but the timer flag is set and time accumulation continues.

### DJNZ R<sub>r</sub>, address Decrement Register and Test

Encoding:

11110 1 rrr

a7 a6 a5 a4 a3 a2 a1 a0

E8H-EFH

Description: This is a 2-cycle instruction. Register 'r' is decremented, then tested for zero. If the register contains all zeros, program control falls through to the TUST next instruction. If the register contents are not zero, control jumps to the specified 'address'.

> The address in this case must evaluate to 8-bits, that is, the jump must be to a location within the current 256-location page.

Example:  $(Rr) \leftarrow (Rr) -1$ 

Description: This is a 2-cycle instruction

If Rr not 0  $(PC_{0-7}) \leftarrow addr$ 

Note: A 12-bit address specification does not cause an error if the DJNZ instruction and the jump target are on the same page. If the DJNZ instruction begins in location 255 of a page, it must jump to a target address on the following page.

Example: Increment values in data memory locations 50-54.

MOV R0.#50

;MOVE '50' DEC TO ADDRESS

:REG 0

MOV R3,#5

;MOVE '5' DEC TO COUNTER

REG 3

INCRT: INC @RO

;INCREMENT CONTENTS OF

LOCATION ADDRESSED BY

:REG 0

INC RO

INCREMENT ADDRESS IN REG 0 :DECREMENT REG 3 — JUMP TO

NEXT -

DJNZ R3, INCRT

; 'INCRT' IF REG 3 NONZERO ;'NEXT' ROUTINE EXECUTED

### **EN I** Enable External Interrupt

Encoding: 0 0 0 0 0 1 0 1 05H

Description: External interrupts are enabled. A low signal on the interrupt input pin

initiates the interrupt sequence.

### 

Encoding: 0 0 1 0 0 1 0 1 25H

Description: Timer/counter interrupts are enabled. An overflow of the timer/counter

and find winitiates the interrupt sequence. Super Igumetral ed T. benselo al

#### **ENTO CLK Enable Clock Output**

Encoding: 0 1 1 1 0 1 0 1 75H

Description: The test 0 pin is enabled to act as the clock output. This function is

disabled by a system reset.

Example: EMTST0: ENTO CLK ; ENABLE TO AS CLOCK OUTPUT

### IN A.Pp Input Port or Data to Accumulator

09H-0AH The entitle notice of Encoding: 0 0 0 0 1 0 p p

Description: This is a 2-cycle instruction. Data present on port 'p' is If Hr not 0

transferred (read) to the accumulator.

Operation: (A) (Pp) as and no six tep is p = 1-2 if one noticultient SVILO

INP12: IN A,P1 ;INPUT PORT 1 CONTENTS TO ACC MOV R6,A ;MOVE ACC CONTENTS TO REG 6 IN A,P2 ;INPUT PORT 2 CONTENTS TO ACC

MOV R7.A MOVE ACC CONTENTS TO REG 7

#### INC A Increment Accumulator

Encoding: 0 0 0 1 0 1 1 1 8 17H

Description: The contents of the accumulator are incremented by one. Carry is not

affected.

Operation: (A) - (A) +1

**Example:** Increment contents of location 100 in external data memory.

INCA: MOV R0,#100 ;MOVE '100' DEC TO ADDRESS REG 0

MOVX A,@RO ;MOVE CONTENTS OF LOCATION

;100 TO ACC

INC A ;INCREMENT A

MOVX @R0,A ; MOVE ACC CONTENTS TO

;LOCATION 101

### INC R<sub>r</sub> Increment Register

Encoding: 0 0 0 1 1 rrr 18H-1FH

Description: The contents of working register 'r' are incremented by one.

Operation:  $(Rr) \leftarrow (Rr) + 1$  r = 0-7

Example: INCR0: INC R0 ;INCREMENT CONTENTS OF REG 0

### INC @R, Increment Data Memory Location

Encoding: 0 0 0 1 0 0 0 i

Description: The contents of the resident data memory location addressed by register 'i' bits

0-5\*\* are incremented by one.

Operation:  $((Ri)) \leftarrow ((Ri)) + 1$  i = 0-1

Example: INCDM: MOV R1,#03FH ; MOVE ONES TO REG 11 amul. assetted 21.

INC @R1 ;INCREMENT LOCATION 63

### INS A,BUS\* Strobed Input of BUS Data to Accumulator and eleve-S a at aid T analigheast

Encoding: 0 0 0 0 1 0 0 0 08H

Description: This is a 2-cycle instruction. Data present on the BUS port is transferred

(read) to the accumulator when the RD pulse is dropped. (Refer to section

on programming memory expansion for details.)

Operation: (A) ← (BUS)

Example: INPBUS: INS A,BUS ;INPUT BUS CONTENTS TO ACC

\* For use with internal program memory ONLY.

\*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H

0-7 in 8050AH

JBb a	ddress	Jump	If	Accumulator	Bit	Is Se	t
-------	--------	------	----	-------------	-----	-------	---

	The state of the s		1242	ARCH AN ON WILL FRAME
Encoding:	b <sub>2</sub> b <sub>1</sub> b <sub>0</sub> 1	0 0 1 0	a7 a6 a5 a4	a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>

Accumulator Bit	Hex Op Code
LOCOTION 1	12
1	32
2	52
3	72
4 4914	92
lister 'r' : Ze incren	per gmB2w to strest
6	D2
7	F2
THE LATER AND ADDRESS OF LAKE	PART PART 1

Description: This is a 2-cycle instruction. Control passes to the specified address if

accumulator bit 'b' is set to one. Howard I women at all insmettoni R. OMI

Operation: b = 0-7

HTT-HFBb = 1 | 0 0 0 | 1 0 0 0 | spniboon3  $(PC_{0-7}) \leftarrow addr$ and it retained (PC) = (PC) + 2 months of life Bb = 0 and to at name of the contract of

JUMP TO 'NEXT' ROUTINE Example: JB4IS1: JB4 NEXT

;IF ACC BIT 4 = 1 ((ifi)) : nollsago

### JC address Jump If Carry Is Set 10 3 10 M

Encoding:	1111	0110	2- 20 2- 21	20 20 21 20	F6H
Encounig.		0110	1 47 46 45 44	a3 a2 a1 a0	гоп

Description: This is a 2-cycle instruction. Control passes to the specified address if the

carry bit is set to one.

Operation:  $(PC_{0-7}) \leftarrow addr$ 

If C = 1 0 0 0 1 0 0 0 0 Encoding: Description: (PC) = (PC) + 2 no mesent on 15 of C = 0 to 15 of C =

Example: JC1: JC OVFLOW JUMP TO 'OVFLOW' ROUTINE

:IF C = 1

# JF0 address Jump If Flag 0 Is Set

Encoding: 1 0 1 1 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0

Description: This is a 2-cycle instruction. Control passes to the specified address if

flag 0 is set to one.

Operation:  $(PC_{0-7}) \leftarrow addr$ If F0 = 1

(PC) = (PC) + 2If F0 = 0

Example: JF0IS1: JF0 TOTAL ;JUMP TO 'TOTAL' ROUTINE IF F0 = 1

		Operation: $(PC_{0-7}) \leftarrow ((A))$
JF1 address	Jump If Flag 1 Is Set	Example: Assume accumulator contains 0
Encoding:	0 1 1 1 0 1 1 0 a <sub>7</sub> a <sub>6</sub>	a <sub>5</sub> a <sub>4</sub>   a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> 76H
Description:	This is a 2-cycle instruction. Co	ontrol passes to the specified address if
	flag 1 is set to one.	INC address Jump If Carry is Not Set
Operation:	$(PC_{0-7}) \leftarrow addr$ (PC) = (PC + 2)	11 - 0
Example:	JF1IS1: JF1 FILBUF	JUMP TO FILBUE
	0 = O 11	Operation: (PC <sub>0-7</sub> ) ← addr
IMP address	Direct Jump within 2K Block	(PC) = (PC) + 2
Encoding:	a <sub>10</sub> a <sub>9</sub> a <sub>8</sub> 0 0 1 0 0	a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub>
	Page Hex Op	Code
	0 0	as many are a seriffer a self-reserve as a designeral property and
	Has   1 20	
	A DESCRIPTION OF THE PERSON OF	
lress if the	or passes to the specified add	Description: This is a 2-cycle instruction. Cd
as been	Ainternat 6 rules secuesce if the	interrupt input signal is low (= 0 signal initiates &
	6 C	
	7 0 = 131 E	
Description:	This is a 2-cycle instruction. Bi	its 0-10 of the program counter are replaced
		ress. The setting of PC bit 11 is
	determined by the most recent	SELECT MB instruction.
Operation:	(PC <sub>8-10</sub> ) ← addr 8-10	
	(PC <sub>0-7</sub> ) ← addr 0-7	NTO address Jump If Test 0 is Low
	(PC <sub>11</sub> ) ← DBF	
Example:	JMP SUBTOT	JUMP TO SUBROUTINE 'SUBTOT'
lress, if the	JMP \$-6 lesses to the specified add	;JUMP TO INSTRUCTION SIX ;LOCATIONS BEFORE CURRENT
		:LOCATION
	JMP 2FH 0 = 0T 11	;JUMP TO ADDRESS '2F' HEX
JMPP @A II	ndirect Jump within Page	Example: JTOLOW: JNTO 80
Encoding:	1 0 1 1 0 0 1 1 B3H	V V V V V V V V V V V V V V V V V V V
Description:	This is a 2-cycle insruction. Th	e contents of the program memory location
		are substituted for the 'page' portion of the

Operation:  $(PC_{0-7}) \leftarrow ((A))$ JF1 address Jump II Flag 1 is Set Example: Assume accumulator contains 0FH. JMPPAG: JMPP@A JUMP TO ADDRESS STORED IN :LOCATION 15 IN CURRENT PAGE JNC address Jump If Carry Is Not Set 111001110 E6H Encoding: a7 a6 a5 a4 a3 a2 a1 a0 Description: This is a 2-cycle instruction. Control passes to the specified address if the carry bit is not set, that is, equals zero. Operation:  $(PC_{0-7}) \leftarrow addr$ If C = 0(PC) = (PC) + 2JMP address Direct Jump within 2K BOIL JUMP TO 'NOVFLO' ROUTINE Example: JC0: JNC NOVFLO 87 88 85 84 83 89 84 :IF C = 0 JNI address Jump If Interrupt Input Is Low **Encoding:** 100001110 86H a7 a6 a5 a4 a3 a2 a1 a0 **Description:** This is a 2-cycle instruction. Control passes to the specified address if the interrupt input signal is low (= 0), that is, an external interrupt has been signaled. (This signal initiates an interrupt service sequence if the external interrupt is enabled.) If I = 0Operation:  $(PC_{0-7}) \leftarrow addr$ Description: This is a 2-cycle instruct in 18 of the of the pictor. Example: LOC 3: JNI EXTINT determined by the more reacht SELECT MB instruction. JNT0 address Jump If Test 0 is Low

26H Encoding: 0010 0110 a7 a6 a5 a4 a3 a2 a1 an Description: This is a 2-cycle instruction. Control passes to the specified address, if the test 0 signal is low. Operation: (PC<sub>0-7</sub>) ← addr. OT 9MUL If T0 = 0(PC) = (PC) + 2If T0 = 1 JUMP TO LOCATION 60 DEC Example: JT0LOW: JNT0 60 ;IF T0 = 0

JNT1 address	Jump If Test 1 Is Low	dgiH el f teoT H qmut esemble ITI	
Encoding:	0 1 0 0 0 1 1 0 a <sub>7</sub>	a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> 46H	
Description:		Control passes to the specified address, if and (r =) doing at langua trast	
Operation:	$(PC_{0-7}) \leftarrow addr$ $P = PTH$ (PC) = (PC) + 2 $Q = PTH$	Operation: $(PC_{O-7}) \leftarrow addr$ 0 = TT 1I (PC) = (PC) + 2 1 = TT 1I	
JNZ Address	Jump If Accumulator Is Not	Zero Example: JT1HI: JT1 COUNT	
Encoding:	1 0 0 1 0 1 1 0 a <sub>7</sub>	a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> 96H	
	This is a 2-cycle instruction. Control passes to the specified address if the accumulator contents are nonzero at the time this instruction is executed.		
Operation:	$(PC_{0-7}) \leftarrow addr$ and $(PC) = (PC) + 2$	Description: This is a 2-cycle inst0 ≠ A II Cont the accumulator con0 = A III zero	
Example:	JACCN0: JNZ 0ABH0 = A †1 ↑ ≒ A †1	;JUMP TO LOCATION 'AB' HEX ;IF ACC VALUE IS NONZERO	
JTF address	Jump If Timer Flag Is Set	Example: JACCO: JZ 0A3H	
Encoding:	0 0 0 1 0 1 1 0 a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> 16H		
	This is a 2-cycle instruction. Control passes to the specified address if the timer flag is set to one, that is, the timer/counter register has overflowed.		
	Testing the timer flag resets it to zero. (This overflow initiates an interrupt service sequence if the timer-overflow interrupt is enabled.)		
Operation:	$(PC_{0-7}) \leftarrow addr$ (PC) = (PC) + 2	If TF = 1 If TF = 0 sisb → (A) :nollsreg0	
Example:	JTF1: JTF TIMER	;JUMP TO 'TIMER' ROUTINE	
	note	MOV A,PSW Move PSW Contents to Accumula	
JT0 address	Jump If Test 0 Is High	Encoding: 1 1 0 0 0-1 1 1 C7H	
Encoding:	0 0 1 1 0 1 1 0 a <sub>7</sub> a <sub>6</sub> a <sub>5</sub> a <sub>4</sub> a <sub>3</sub> a <sub>2</sub> a <sub>1</sub> a <sub>0</sub> 36H		
Description:	This is a 2-cycle instruction. Control passes to the specified address if the test 0 signal is high (= 1).		
Operation:	$(PC_{0-7}) \leftarrow addr$ (PC) = (PC) + 2	BSCHK: MOV A.PSF = 0T H	
Example:	JT0HI: JT0 53	JUMP TO LOCATION 53 DEC	

;IF T0 = 1

JT1 address Jump If Test 1 Is High

Encoding: 0 1 0 1 0 1 1 0 a7 a6 a5 a4 a3 a2 a1 a0 56H

Description: This is a 2-cycle instruction. Control passes to the specified address if the

test 1 signal is high (= 1).

Operation:  $(PC_{0-7}) \leftarrow addr$  0 = 1711 If T1 = 1 1008  $\rightarrow (\tau_{-0}09)$  :nollsieg0

(PC) = (PC) + 2 I = ITM If T1 = 0 S + (O9) = (O9)

**Example:** JT1HI: JT1 COUNT ;JUMP TO 'COUNT' ROUTINE

:IF T1 = 1

JZ address Jump If Accumulator Is Zero

Encoding: 1 1 0 0 0 1 1 0 a<sub>7</sub> a<sub>6</sub> a<sub>5</sub> a<sub>4</sub> a<sub>3</sub> a<sub>2</sub> a<sub>1</sub> a<sub>0</sub> C6H

Description: This is a 2-cycle instruction. Control passes to the specified address if

the accumulator contains all zeros at the time this instruction is executed.

Operation: (PC<sub>0-7</sub>) ← addr

(PC) = (PC) + 2 AV OOA AL If A ≠ 1

Example: JACCO: JZ 0A3H ;JUMP TO LOCATION 'A3' HEX

;IF ACC VALUE IS ZERO

Example: JACCNO: JNZ DABHO = A 11

MOV A,#data Move Immediate Data to Accumulator

Encoding: 0 0 1 0 0 0 1 1 a<sub>7</sub> a<sub>6</sub> a<sub>5</sub> a<sub>4</sub> a<sub>3</sub> a<sub>2</sub> a<sub>1</sub> a<sub>0</sub> 23H

Description: This is a 2-cycle instruction. The 8-bit value specified by 'data' is loaded

in the accumulator.

Operation: (A) ← data

Example: MOV A,#0A3H ;MOVE 'A3' HEX TO ACC

MOV A,PSW Move PSW Contents to Accumulator

Encoding: | 1 1 0 0 | 0 1 1 1 | C7H

Description: The contents of the program status word are moved to the accumulator.

Example: Jump to 'RB1SET' routine if PSW bank switch, bit 4, is set.

BSCHK: MOV A,PSW ;MOVE PSW CONTENTS TO ACC

JB4 RB1SET ;JUMP TO 'RB1SET' IF ACC BIT 4 = 1

### MOV A,R, Move Register Contents to Accumulator 199900 to faluminoca 2010 M. A.R VOM

Encoding: 111111rrr

F8H-FFH

Description: 8-bits of data are removed from working register 'r' into the accumulator.

r = 0-7

Example: MAR: MOV A,R3

:MOVE CONTENTS OF REG 3 TO ACC

# MOV A,@R<sub>i</sub> Move Data Memory Contents to Accumulator

Encoding

1111 000i

FOH-F1H

**Description:** The contents of the resident data memory location addressed by bits 0-5\*\* of register 'i' are moved to the accumulator. Register 'i' contents are unaffected.

Operation: (A) ← ((Ri)) ○ BUJAV BHT: i = 0-1 XBH# AR VOM ARIM : 281978XB

Example: Assume R1 contains 00110110.

MADM: MOV A,@R1

:MOVE CONTENTS OF DATA MEM

;LOCATION 54 TO ACC

### MOV A,T Move Timer/Counter Contents to Accumulator

Encoding: 0 1 0 0 0 0 1 0

42H

Description: The contents of the timer/event-counter register are moved to the

accumulator. Or beyon are notellumuoos and to street on an end of the street of the st

Operation: (A) ← (T)

**Example:** Jump to "EXIT" routine when timer reaches '64', that is, when bit 6 set—

assuming initialization 64,

TIMCHK: MOV A,T JB6 EXIT MOVE TIMER CONTENTS TO ACC

;JUMP TO 'EXIT' IF ACC BIT 6 = 1

### MOV PSW,A Move Accumulator Contents to PSW

Encoding: 1 1 0 1 0 1 1 1 D7H ab to 10 0 0 1 1 0 1 toniboan3

**Description:** The contents of the accumulator are moved into the progam status word.

All condition bits and the stack pointer are affected by this move.

Operation: (PSW) - (A)

pointer by one.

**Example:** Move up stack pointer by two memory locations, that is, increment the

INCPTR: MOV A,PSW

;MOVE PSW CONTENTS TO ACC INCREMENT ACC BY ONE

Ed of O INC A BMBROW!

Sa MOITADO MOV PSW, A :MOVE ACC CONTENTS TO PSW

\*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H 0-7 in 8050AH

#### MOV R.A Move Accumulator Contents to Register of singling Operating Revolt (R.A. VOM. Encoding: 101011rrr A8H-AFH Description: The contents of the accumulator are moved to register 'r'. Operation: (Rr) ← (A) r = 0-7Example: MRA: MOV RO, A ;MOVE CONTENTS OF ACC TO REG 0 MOV R<sub>r</sub>,#data Move Immediate Data to Register Encodina: 1011 1 r2 r1 r0 B8H-BFH d7 d6 d5 d4 d3 d2 d1 d0 Description: This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to register 'r'. Tratained not all accommon and tratainer in the register 'r'. Operation: (Rr) ← data Examples: MIR4: MOV R4,#HEXTEN THE VALUE OF THE SYMBOL ; 'HEXTEN' IS MOVED INTO REG 4 MIR 5: MOV R5, #PI\*(R\*R) THE VALUE OF THE EXPRESSION :'PI\*(R\*R)' IS MOVED INTO REG 5 MIR 6: MOV R6. #0ADH ;'AD' HEX IS MOVED INTO REG 6 MOV @ Ri, A Move Accumulator Contents to Data Memory 1010 000i A0H-A1H **Encoding:** Description: The contents of the accumulator are moved to the resident data memory location whose address is specified by bits 0-5\*\* of register 'i'. Register 'i' contents are unaffected. Example: Jump to "EXIT" routing\_0=1 timer reaches bd. ((Ri)) → ((Ri)) → (A) Example: Assume R0 contains 00000111. MDMA: MOV @RO,A ;MOVE CONTENTS OF ACC TO ;LOCATION 7 (REG 7) MOV @ R<sub>i</sub>,#data Move Immediate Data to Data memory Encoding: | 1 0 1 1 | 0 0 0 i d7 d6 d5 d4 d3 d2 d1 d0 B0H-B1H Description: This is a 2-cycle instruction. The 8-bit value specified by 'data' is moved to the resident data memory location addressed by register 'i', bits 0-5\*\*. Operation: ((Ri)) ← data i = 0-1Examples: Move the hexadecimal value AC3F to locations 62-63. MIDM: MOV RO,#62 ;MOVE '62' DEC TO ADDR REG 0 MOV @RO,#0ACH :MOVE 'AC' HEX TO LOCATION 62 BUO Y INC RO MANAGOME ;INCREMENT REG 0 to '63' Wag of a MOV @RO,#3FH ;MOVE '3F' HEX TO LOCATION 63 \*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H

0-7 in 8050AH

### MOV T,A Move Accumulator Contents to Timer/Counter Counter Cou

Encoding: 0 1 1 0 0 0 1 0 62H

Description: The contents of the accumulator are moved to the timer/event-counter

register, and vino rotalumupps and of bevomers rotalumupps

Operation: (T) (A) (A) Otto berotzer is restouce mangor ent ages them. **Example:** Initialize and start event counter.

CLEAR ACC TO ZEROS INITEC: CLR A

> MOV T,A **:MOVE ZEROS TO EVENT COUNTER**

> > AW, A TVOM

eged privated START CNT START COUNTER

### MOVD A.Pp Move Port 4-7 Data to Accumulator

Encoding: 0 0 0 0 1 1 p p 0CH-0FH

Description: This is a 2-cycle instruction. Data on 8243 port 'p' is moved (read) to

accumulator bits 0-3. Accumulator bits 4-7 are zeroed.

MOVPS A. @A Move Page 3 Data p = 4-7Operation:  $(0-3) \leftarrow (Pp)$  $(4-7) \leftarrow 0$ 

Note: Bits 0-7 of the opcode are used to represent ports 4-7. If you are

coding in binary rather than assembly language, the mapping is as accumulator. The program counter is restored followi :swollof peration.

Bits 10 Port 00 01 5 Example: Look up ASCII equivaled of herO. Lecimal code in table contained at the beginning of page 3. NoTe that ABDII characters are designated by a

Example: INPPT5: MOVD A,P5 :MOVE PORT 5 DATA TO ACC ;BITS 0-3, ZERO ACC BITS 4-7

### MOVD Pp,A Move Accumulator Data to Port 4-7

Encoding: 0 0 1 1 1 1 p p 3CH-3FH

Description: This is a 2-cycle instruction. Data in accumulator bits 0-3 is moved

(written) to 8243 port 'p'. Accumulator bits 4-7 are unaffected. (See NOTE

above regarding port mapping.)

P = 4-7 69 VOM Operation: (Pp)  $\leftarrow$  (A<sub>0-3</sub>)

Example: Move data in accumulator to ports 4 and 5.

OUTP45: MOVD P4,A :MOVE ACC BITS 0-3 TO PORT 4 SWAP A ;EXCHANGE ACC BITS 0-3 and 4-7 MOVD P5,A ;MOVE ACC BITS 0-3 TO PORT 5

### MOVP A,@A Move Current Page Data to Accumulator

1010 0011 **Encoding:** 

A3H

Description: The contents of the program memory location addressed by the

accumulator are moved to the accumulator. Only bits 0-7 of the program counter are affected, limiting the program memory reference to the current page. The program counter is restored following this operation.

Operation:  $(PC_{0-7}) \leftarrow (A)$  $A \rightarrow ((PC))$ 

Note: This is a 1-byte, 2-cycle instruction. If it appears in location 255 of a

program memory page, @A addresses a location in the following page.

Example: MOV128: MOV A,#128

MOVP A,@A

;MOVE '128' DEC TO ACC

CONTENTS OF 129th LOCATION IN CURRENT PAGE ARE MOVED TO ACC

### MOVP3 A,@A Move Page 3 Data to Accumulator

Encoding: 1 1 1 0 0 0 1 1

**E3H** 

Description: This is a 2-cycle instruction. The contents of the program memory location

(within page 3) addressed by the accumulator are moved to the

accumulator. The program counter is restored following this operation.

Operation:  $(PC_{0-7}) \leftarrow (A)$ 

 $(PC_{8-11}) \leftarrow 0011$  $(A) \leftarrow ((PC))$ 

Example: Look up ASCII equivalent of hexadecimal code in table contained at the

beginning of page 3. Note that ASCII characters are designated by a

7-bit code; the eighth bit is always reset.

TABSCH: MOV A.#0B8H (MOVE 'B8' HEX TO ACC (10111000)

ANL A,#7FH :LOGICAL AND ACC TO MASK BIT

;7 (00111000)

MOVP3 A,@A ;MOVE CONTENTS OF LOCATION '38'

;HEX IN PAGE 3 TO ACC (ASCII '8')

Access contents of location in page 3 labelled TAB1.

bevo Assume current program location is not in page 3. - 2 s al aid T : noticinose 0

TABSCH: MOV A, #LOW TAB 1 ; ISOLATE BITS 0-7 OF LABEL

ADDRESS VALUE

MOVP3 A,@A ;MOVE CONTENTS OF PAGE 3

;LOCATION LABELED 'TAB1' TO ACC

### Move External-Data-Memory Contents to Accumulator MOVX A,@R; Encoding: 1 0 0 0 0 0 0 i Description: Data in the accumulator is log H18-H08 d wi Description: This is a 2-cycle instruction. The contents of the external data memory location addressed by register 'i' are moved to the accumulator. Register 'i' contents are unaffected. A read pulse is generated. Operation: (A) - ((Ri)) i = 0-1 080 A JRO Example: Assume R1 contains 01110110. MAXDM: MOVX A,@R1 :MOVE CONTENTS OF LOCATION DRE A Police | Logical OF ACC DA FO Interest | Immediate Mark MOVX @Ri,A Move Accumulator Contents to External Data Memory Serial Transferred 90H-91H Encoding: 1 0 0 1 0 0 0 i Description: This is a 2-cycle instruction. The contents of the accumulator are moved to the external data memory location addressed by register 'i'. Register 'i' contents are unaffected. A write pulse is generated. Operation: ((Ri)) - A i = 0 - 1Example: Assume R0 contains 11000111. The same and solve a solve a same and solve a so MXDMA: MOVX @RO,A :MOVE CONTENTS OF ACC TO ;LOCATION 199 IN EXPANDED Description: This is a 2-YROMAM ATAC: Date on the BUS port is logically ORed with an NOP The NOP Instruction 00H Encoding: 0 0 0 0 0 0 0 0 Description: No operation is performed. Execution continues with the following instruction. ORL A,R, Logical OR Accumulator With Register Mask Encoding: 0 1 0 0 1 rrr 48H-4FH Description: Data in the accumulator is logically ORed with the mask contained in working register 'r'. Operation: (A) ← (A) OR (Rr) r = 0-7

"OR" ACC CONTENTS WITH

;MASK IN REG 4

Example: ORREG: ORL A,R4

ORL A,@R; Logical OR Accumulator With Memory Mask

Encoding: 0 1 0 0 0 0 0 i 40H-41H

Description: Data in the accumulator is logically ORed with the mask contained in the

resident data memory location referenced by register "i", bits 0-5\*\*.

**Operation:** (A) ← (A) OR ((Ri))

Example: ORDM: MOV R0,#3FH ;MOVE '3F' HEX TO REG 0

ORL A,@R0 ;'OR' AC CONTENTS WITH MASK

;IN LOCATION 63 amuseA selement

ORL A,#data Logical OR Accumulator With Immediate Mask

**Encoding:** 0 1 0 0 0 0 1 1 d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> 43H

Description: This is a 2-cycle instruction. Data in the accumulator is logically ORed with

an immediately-specified mask.

Operation: (A) ← (A) OR data

Example: ORID: ORL A,#'X' ;'OR' ACC CONTENTS WITH MASK

betarenep at ealing arm;01011000 (ASCII VALUE OF 'X')

ORL BUS,#data\* Logical OR BUS With Immediate Mask

Encoding: 1 0 0 0 1 0 0 0 d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> 88H

Description: This is a 2-cycle instruction. Data on the BUS port is logically ORed with an

immediately-specified mask. This instruction assumes prior specification

on an 'OUTL BUS, A' instruction.

Operation: (BUS) ← (BUS) OR data

Example: ORBUS: ORL BUS, #HEXMSK : 'OR' BUS CONTENTS WITH MASK

;EQUAL VALUE OF SYMBOL 'HEXMSK'

ORL Pp, #data Logical OR Port 1 or 2 With Immediate Mask

Encoding: 1 0 0 0 1 0 p p d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> 89H-8AH

Description: This is a 2-cycle instruction. Data on port 'p' is logically ORed with an

immediately-specified mask.

**Operation:** (Pp)  $\leftarrow$  (Pp) OR data p = 1-2

**Example:** ORP1: ORL P1, #0FFH ;'OR' PORT 1 CONTENTS WITH MASK ;'FF' HEX (SET PORT 1 TO ALL ONES)

\* For use with internal program memory ONLY.

\*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H 0-7 in 8050AH

# ORLD Pp,A Logical OR Port 4-7 With Accumulator Mask Clear W29 fundity mules TBR

Encoding: 1 0 0 0 1 1 p p

Description: This is a 2-cycle instruction. Data on port 'p' is logically ORed with the

digit mask contained in accumulator bits 0-3.

**Operation:** (Pp)  $\leftarrow$  (Pp) OR (A<sub>0-3</sub>) p = 4-7

Example: ORP7: ORLD P7,A ;'OR' PORT 7 CONTENTS WITH ACC

8CH-8FH

;BITS 0-3

### **OUTL BUS,A\* Output Accumulator Data to BUS**

Encoding: 0 0 0 0 0 0 1 0 02H

Description: This is a 2-cycle instruction. Data residing in the

accumulator is transferred (written) to the BUS port and latched. The latched data remains valid until altered by another OUTL instruction. Any other instruction requiring use of the BUS port (except INS) destroys the contents of the BUS latch. This includes expanded memory operations

(such as the MOVX instruction). Logical operations on BUS data (AND, OR) assume the OUTL BUS, A instruction

has been issued previously.

Operation: (BUS) ← (A)

Example: OUTLBP: OUTL BUS, A ;OUTPUT ACC CONTENTS TO BUS

#### OUTL Pp,A Output Accumulator Data to Port 1 or 2

Encoding: 0 0 1 1 1 0 p p 39H-3AH

Description: This is a 2-cycle instruction. Data residing in the accumulator is transferred

(written) to port 'p' and latched.

Operation: (Pp)  $\leftarrow$  (A) p = 1-2

Example: OUTLP: MOV A,R7 ;MOVE REG 7 CONTENTS TO ACC

OUTL P2,A ;OUTPUT ACC CONTENTS TO PORT 2
MOV A, R6 ;MOV REG 6 CONTENTS TO ACC
OUTL P1.A ;OUTPUT ACC CONTENTS TO PORT 1

<sup>\*</sup> For use with internal program memory ONLY.

# **RET Return Without PSW Restore** votelinessens delle T.A. read GO bedeet A ed of 1900 1000 0011 **Encoding:** 83H Description: This is a 2-cycle instruction. The stack pointer (PSW bits 0-2) is decremented. The program counter is then restored from the stack. PSW bits 4-7 are not restored. Operation: (SP) ← (SP)-1 (PC) ← ((SP)) **RETR** Return with PSW Restore 1001 0011 Encoding: 93H **Description:** This is a 2-cycle instruction. The stack pointer is decremented. The program counter and bits 4-7 of the PSW are then restored from the stack. Note that RETR should be used to return from an interrupt, but should not be used within the interrupt service routine as it signals the end of an interrupt routine by resetting the Interrupt in Progress flip-flop. Operation: (SP) - (SP)-1 vomem bebneaxe sebulani sidT data! SUB edit (such as the MOVX instruction). Logical operation((92)) → (94) (PSW 4-7) ← ((SP)) IS JTUO ont emuses (RO, QNA) attab 2US

### RL A Rotate Left without Carry

Encoding: |1 1 1 0 | 0 1 1 1 E7H

Encoding: |0 1 1 0 | 0 1 1 1 Description: The contents of the accumulator are rotated left one bit. Bit 7 is rotated

into the bit 0 position. and one betstored tid visco ent did visco

Operation:  $(An + 1) \leftarrow (An)$ 

 $(A0) \leftarrow (A7)$ 

n = 0-6

Example: Assume accumulator contains 10110001.

RLNC: RL A ;NEW ACC CONTENTS ARE 01100011

### RLC A Rotate Left through Carry

Encoding: 1 1 1 1 0 1 1 1 F7H

Description: The contents of the accumulator are rotated left one bit. Bit 7 replaces the

carry bit; the carry bit is rotated into the bit 0 position.

Operation: (An + 1) ← (An)

n = 0-6

Description: PC bit 11 is set to zero on next JMP or CALL instr(3) on (0A)

program memory addresses fall within the range (7A) - (O)

**Example:** Assume accumulator contains a 'signed' number; isolate sign without

Example: Assume program counter contains 834 Hex. .sulphy gnignan

RR A

SELECT MED ALD COTAR

JUMP TO LCA JASN 58 HEX

CLEAR CARRY TO ZERO ROTATE ACC LEFT, SIGN ;BIT (7) IS PLACED IN CARRY ;ROTATE ACC RIGHT - VALUE

;(BITS 0-6) IS RESTORED, 32 TEM 133

;CARRY UNCHANGED, BIT 7

IS ZERO

### Description: PC bit 11 is set to one on next JMP or CALL instruction. All references to RR A Rotate Right without Carry of nidtly list sessenbbs vromem manporq

Encoding: 0 1 1 1 0 1 1 1 77H

Description: The contents of the accumulator are rotated right one bit. Bit 0 is rotated

into the bit 7 position.

 $(A7) \leftarrow (A0)$ 

n = 0-6

**Example:** Assume accumulator contains 10110001.

RRNC: RRA

;NEW ACC CONTENTS ARE 11011000

### RRC A Rotate Right through Carry

Encoding: 0 1 1 0 0 1 1 1

67H

Description: The contents of the accumulator are rotated right one bit. Bit 0 replaces the

carry bit; the carry bit is rotated into the bit 7 position.

Operation: (An) ← (An + 1)

 $(A7) \leftarrow (C)$  $(C) \leftarrow (A_0)$  n = 0 - 6

(nA) -+ (t+nA) inolleredO

**Example:** Assume carry is not set and accumulator contains 10110001.

RRTC: RRC A

;CARRY IS SET AND ACC RLC A Rolate La

;CONTAINS 01011000

### SEL MB0 Select Memory Bank Orid erit aini bistor si fid yrrsa erit did yrrsa

Encoding: 1 1 1 0 0 1 0 1

E5H

Description: PC bit 11 is set to zero on next JMP or CALL instruction. All references to

program memory addresses fall within the range 0-2047.

Example: Assume accumulator contains a 'signed' number 0 → (TBG) :noiterago

Example: Assume program counter contains 834 Hex. Suley pripried

SEL MBO YARAO AABLO: JMP \$+20 100A = TATOR:

:SELECT MEMORY BANK 0 **;JUMP TO LOCATION 58 HEX** 

#### SEL MB1 Select Memory Bank 1 21181

Encoding: | 1 1 1 1 0 1 0 1 F5H

Description: PC bit 11 is set to one on next JMP or CALL instruction. All references to

program memory addresses fall within the range 2048-4095.

Operation: (DBF) - 1

# SEL RB0 Select Register Bank 0

Encoding: 1 1 0 0 0 1 0 1 C5H

Description: PSW bit 4 is set to zero. References to working registers 0-7 address data

memory locations 0-7. This is the recommended setting for normal

program execution.

Operation: (BS) ← 0

## SEL RB1 Select Register Bank 1

Encoding: 1 1 0 1 0 1 0 1 D5H

Description: PSW bit 4 is set to one. References to working registers 0-7 address data

memory locations 24-31. This is the recommended setting for interrupt service routines, since locations 0-7 are left intact. The setting of PSW bit 4 in effect at the time of an interrupt is restored by the RETR instruction when

the interrupt service routine is completed.

Operation: (BS) ← 1

Example: Assume an external interrupt has occurred, control has passed to program

memory location 3, and PSW bit 4 was zero before the interrupt.

Operation: LOC3: JNI INIT JUMP TO ROUTINE 'INIT' IF

:INTERRUPT INPUT IS ZERO MOVE ACC CONTENTS TO

MAYOM

INIT: MOV R7,A :LOCATION 7

Example: Initialize and start event counter. Assume overflow is desired with first T1

refruon ed bas fugar 1 SEL RB1 eve ed 28 ;SELECT REG BANK 1

MOV R7,#0FAH ;MOVE 'FA' HEX TO LOCATION 31

THURRETUL ASTMSEL RBO AMS:

;SELECT REG BANK 0 MOVA,R70M :RESTORE ACC FROM LOCATION 7

MOVES STAR TO COUNTER ;RETURN - RESTORE PC AND PSW

STOP TCNT Stop Timer/Event-Counter

Encoding: 0 1 1 0 0 1 0 1 65H

Description: This instruction is used to stop both time accumulation and event counting.

#### MCS®-48 INSTRUCTION SET

**Example:** Disable interrupt, but jump to interrupt routine after eight overflows and

stop timer. Count overflows in register 7. O Madd telalged today 138

START: DIS TCNTI :DISABLE TIMER INTERRUPT CLRA :CLEAR ACC TO ZEROS

Description: PS RAMIT OT SORE HOUSE TO WORK AT YOM'S D-7 address data Ismion to PMOV R7,A emmodel and ;MOVE ZEROS TO REG 7 and

START TIMER SXS TIMER STRTT

:JUMP TO ROUTINE 'COUNT' MAIN: JTF COUNT

:IF TF = 1 AND CLEAR TIMER FLAG

JMP MAIN :CLOSE LOOP

COUNT: INC R7 INCREMENT REG 7

MOV A.R7 :MOVE REG 7 CONTENTS TO ACC JB3 INT JUMP TO ROUTINE 'INT' IF ACC

stab acerbba 7-0 aretainer printing of agencia BIT 3 IS SET (REG.7 = 8)

SOUTHERWISE RETURN TO ROUTINE

routines, since locatio NIAM; are left intact. The setting of PSW bit 4 in

INT: STOP TONT :STOP TIMER

mangord of beas JMP 7H thoo, berrupoo and ;JUMP TO LOCATION 7 (TIMER)

memBAILTUDE TRUBERLUPT Sold Sero before the interrupt.

#### STRT CNT Start Event Conter

45H Encoding: 0 1 0 0 0 1 0 1

Description: The test 1 (T1) pin is enabled as the event-counter input and the counter

is started. The event-counter register is incremented with each high-to-low

transition on the T1 pin.

Example: Initialize and start event counter. Assume overflow is desired with first T1

Description: This instruction is used to stop both time accumulation and event counting

input.

STARTC: EN TONTI THOTASOL MON MOV A, #0FFH

;MOVE 'FF'HEX (ONES) TO ACC RETURNA, T VOM ORE PC AND PSW :MOVES ONES TO COUNTER

STRT CNT **:ENABLE T1 AS COUNTER** 

INPUT AND START TOOK THOT GOTS

:ENABLE COUNTER INTERRUPT

#### STRT T Start Timer

Encoding: 0 1 0 1 0 1 0 1 55H 19-1109

Description: Timer accumulation is initiated in the timer register. The register is

incremented every 32 instruction cycles. The prescaler which counts the

32 cycles is cleared but the timer register is not.

Example: Initialize and start timer.

STARTT: CLR A

;CLEAR ACC TO ZEROS MOVE A,T VOM O ADDRESS REG 0 :MOVE ZEROS TO TIMER EXCHITIOT NAUTENTS OF ACC :ENABLE TIMER INTERRUPT

START TIMER STRT TO LINEA.

# SWAP A Swap Nibbles within Accumulator

Encoding: 0 1 0 0 0 1 1 1 47H

**Description:** Bits 0-3 of the accumulator are swapped with bits 4-7 of the accumulator.

Operation:  $(A_{4-7}) \leftrightarrows (A_{0-3})$ 

**Example:** Pack bits 0-3 of locations 50-51 into location 50.

PCKDIG: MOV R0, #50 :MOVE '50' DEC TO REG 0

10 T-4 slid " register MOV R1, #51 ;MOVE '51' DEC TO REG 1 to etnethoo end bus no XCHD A,@R0 ATAB end :EXCHANGE BITS 0-3 OF ACC

:AND LOCATION 50

SWAPA :SWAP BITS 0-3 AND 4-7 OF ACC

XCHD A,@R1 :EXCHANGE BITS 0-3 OF ACC AND

;LOCATION 51

MOV @RO,A :MOVE CONTENTS OF ACC TO CLEAR ACC TO ZEROS

:LOCATION 50

# XCH A,R, Exchange Accumulator-Register Contents

Encoding: 0 0 1 0 1 r r r 28H-2FH

Description: The contents of the accumulator and the contents of working register 'r'

are exchanged.

Operation: (A)  $\Longrightarrow$  (Rr) 

MASK IN REG 5

**Example:** Move PSW contents to Reg 7 without losing accumulator contents.

XCHAR7: XCH A,R7 :EXCHANGE CONTENTS OF REG 7

;AND ACC

MOV A, PSW :MOVE PSW CONTENTS TO ACC XCH A.R7 :EXCHANGE CONTENTS OF REG 7

'AND ACC AGAIN

# XCH A,@R; Exchange Accumulator and Data Memory Contents

Encoding: 0 0 1 0 0 0 0 i

20H-21H

Description: The contents of the accumulator and the contents of the resident data

memory location addressed by bits 0-5\*\* of register 'i' are exchanged.

Register 'i' contents are unaffected. I and be a solo at a lovo S

Operation: (A) \( (Ri))

Example: Initialize and start ting-0 = i

Example: Decrement contents of location 52.

DEC52: MOV R0,#52

2. A RUO TTRATZ ;MOVE '52' DEC TO ADDRESS REG 0

STRT T Start Timer

XCH A,@R0 ;EXCHANGE CONTENTS OF ACC

;AND LOCATION 52

DEC A ;DECREMENT ACC CONTENTS

XCH A,@R0 ;EXCHANGE CONTENTS OF ACC

**;AND LOCATION 52 AGAIN** 

# XCHD A,@R; Exchange Accumulator and Data Memory 4-Bit Data 10 and 10 and

Encoding: 0 0 1 1 0 0 0 i

30H-31H

Description: This instruction exchanges bits 0-3 of the accumulator with bits 0-3 of

the data memory location addressed by bits 0-5\*\* of register 'i'. Bits 4-7 of the accumulator, bits 4-7 of the data memory location, and the contents of

register 'i' are unaffected.

Operation:  $(A_{0-3}) \Longrightarrow ((Ri0-3))$ 

i = 0-1 A 9AW8

Example: Assume program counter contents have been stacked in locations 22-23.

XCHNIB: MOV R0,#23

;MOVE '23' DEC TO REG 0 ;CLEAR ACC TO ZEROS

CLR A XCHD A,@R0

;EXCHANGE BITS 0-3 OF ACC AND

;LOCATION 23 (BTS 8-11 OF PC ARE

ZEROED, ADDRESS REFERS

Encoding: 0 0 1 0 1 1 (0 3DA9 OT: 2FH

#### XRL A,R, Logical XOR Accumulator With Register Mask

Encoding: 1 1 0 1 1 rrr T-D8H-DFH

Description: Data in the accumulator is EXCLUSIVE ORed with the mask contained in

Working register 'r'. AHOX3;

Operation: (A)  $\leftarrow$  (A) XOR (Rr)

r = 0-7

Example: XORREG: XRL A,R5

;'XOR' ACC CONTENTS WITH

:MASK IN REG 5

\*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H

0-7 in 8050AH

#### MCS®-48 INSTRUCTION SET

# XRL A,@R; Logical XOR Accumulator With Memory Mask

Encoding: 1 1 0 1 0 0 0 i D0H-D1H

Description: Data in the accumulator is EXCLUSIVE ORed with the mask contained in the

data memory location addressed by register 'i', bits 0-5.\*\*

Operation: (A)  $\leftarrow$  (A) XOR ((Ri)) i = 0-1

Example: XORDM: MOV R1,#20H ;MOVE '20' HEX TO REG 1

XRL A,@R1 ;'XOR' ACC CONTENTS WITH MASK

;IN LOCATION 32

## XRL A,#data Logical XOR Accumulator With Immediate Mask

Encoding: 1 1 0 1 0 0 1 1 | d<sub>7</sub> d<sub>6</sub> d<sub>5</sub> d<sub>4</sub> | d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub> D3H

Description: This is a 2-cycle instruction. Data in the accumulator is EXCLUSIVE ORed

with an immediately-specified mask.


Operation: (A) ← (A) XOR data

Example: XORID: XOR A,#HEXTEN ;XOR CONTENTS OF ACC WITH MASK

;EQUAL VALUE OF SYMBOL 'HEXTEN'

\*\* 0-5 in 8048AH/8748H 0-6 in 8049AH/8749H 0-7 in 8050AH

## XRL A.@R: Logical XOR Accumulator With Memory Mask










Table 1. Pin Description

Symbol	Pin No.	Function
PROG	7	Clock Input. A high to low transition on PROG signifies that address and control are available on P20-P23, and a low to high transition signifies that data is available on P20-P23.
<u>cs</u>	6	Chip Select Input. A high on CS inhibits any change of output or internal status.
P20-P23	11-8	Four (4) bit bi-directional port contains the address and control bits on a high to low transition of PROG. During a low to high transition contains the data for a selected output port if a write operation, or the data from a selected port before the low to high transition if a read operation.
GND	12	0 volt supply.
P40-P43 P50-P53 P60-P63 P70-P73	2-5 1, 23-21 20-17 13-16	Four (4) bit bi-directional I/O ports. May be programmed to be input (during read), low impedance latched output (after write), or a tristate (after read). Data on pins P20-P23 may be directly written, ANDed or ORed with previous data.
VCC 1	24	+5 volt supply.

#### **FUNCTIONAL DESCRIPTION**

#### **General Operation**

The 8243 contains four 4-bit I/O ports which serve as an extension of the on-chip I/O and are addressed as ports 4-7. The following operations may be performed on these ports:

- Transfer Accumulator to Port.
- · Transfer Port to Accumulator.
- · AND Accumulator to Port.
- · OR Accumulator to Port.

All communication between the 8048 and the 8243 occurs over Port 2 (P20-P23) with timing provided by an output pulse on the PROG pin of the processor. Each transfer consists of two 4-bit nibbles:

The first containing the "op code" and port address and the second containing the actual 4-bits of data. A high to low transition of the PROG line indicates that address is present while a low to high transition indicates the presence of data. Additional 8243's may be added to the 4-bit bus and chip selected using additional output lines from the 8048/8748/8035.

#### **Power On Initialization**

Initial application of power to the device forces input/output ports 4, 5, 6, and 7 to the tri-state and port 2 to the input mode. The PROG pin may be either high or low when power is applied. The first high to low transition of PROG causes device to exit power on mode. The power on sequence is initiated if VCC drops below 1V.

P21	P20	Address Code	P23	P22	Instruction Code
0	0	Port 4	0	0	Read
0	1	Port 5	0	1	Write
1	0	Port 6	1	0	ORLD
1	1	Port 7	1	1	ANLD

#### Write Modes

The device has three write modes. MOVD Pi, A directly writes new data into the selected port and old data is lost. ORLD Pi, A takes new data, OR's it with the old data and then writes it to the port. ANLD Pi, A takes new data, AND's it with the old data and then writes it to the port. Operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. On the low to high transition of PROG data on port 2 is transferred to the logic block of the specified output port.

After the logic manipulation is performed, the data is latched and outputed. The old data remains latched until new valid outputs are entered.

#### Read Mode

The device has one read mode. The operation code and port address are latched from the input port 2 on the high to low transition of the PROG pin. As soon as the read operation and port address are decoded, the appropriate outputs are tri-stated, and the input buffers switched on. The read operation is terminated by a low to high transition of the PROG pin. The port (4, 5, 6 or 7) that was selected is switched to the tri-stated mode while port 2 is returned to the input mode.

Normally, a port will be in an output (write mode) or input (read mode). If modes are changed during operation, the first read following a write should be ignored; all following reads are valid. This is to allow the external driver on the port to settle after the first read instruction removes the low impedance drive from the 8243 output. A read of any port will leave that port in a high impedance state.



#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ..... 0° C to 70° C
Storage Temperature ..... -65° C to +150° C
Voltage on Any Pin
With Respect to Ground ..... -0.5 V to +7V
Power Dissipation ..... 1 Watt

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

## D.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5V ± 10%)


Symbol	Parameter	Min	Тур	Max	Units	Test Conditions
VIL	Input Low Voltage	-0.5		0.8	٧	
VIH	Input High Voltage	2.0		VCC+0.5	V	SMHOHAVA
VOL1	Output Low Voltage Ports 4-7			0.45	٧	IOL = 4.5 mA*
VOL2	Output Low Voltage Port 7			1	V	IOL = 20 mA
VOH1	Output High Voltage Ports 4-7	2.4			/ V	IOH = 240μA
IIL1	Input Leakage Ports 4-7	-10		20	μΑ	Vin = VCC to OV
IIL2	Input Leakage Port 2, CS, PROG	-10		10	μΑ	Vin = VCC to OV
VOL3	Output Low Voltage Port 2			0.45	V	IOL = 0.6 mA
ICC	VCC Supply Current		10	20	mA	Note 1
VOH2	Output Voltage Port 2	2.4		V man	OR LEST PROFES	1OH = 100μA
IOL	Sum of all IOL from 16 Outputs		No.	72	mA	4.5 mA Each Pin


<sup>\*</sup>See following graph for additional sink current capability

# A.C. CHARACTERISTICS (TA = 0°C to 70°C, VCC = 5V ± 10%)

Symbol	Parameter	Min	Max	Units	Test Conditions
tA	Code Valid Before PROG	50		ns	80 pF Load
tB	Code Valid After PROG	60		ns	20 pF Load
tC	Data Valid Before PROG	200		ns	80 pF Load
tD	Data Valid After PROG	20		ns	20 pF Load
tH	Floating After PROG	0	150	ns	20 pF Load
tK	PROG Negative Pulse Width	700	FUG BUCKYBRS	ns	Yes STRO
tCS	CS Valid Before/After PROG	50		ns	
tPO	Ports 4-7 Valid After PROG		700	ns	100 pF Load
tLP1	Ports 4-7 Valid Before/After PROG	100		ns	
tACC	Port 2 Valid After PROG		650	ns	80 pF Load

Note 1: ICC (-40°C to 85°C EXPRESS options) 15 mA typical/25 mA maximum.





Pigure 5. Ou 8 Figure 3 uO . & suppl

# Sink Capability

The 8243 can sink 5 mA @ .45V on each of its 16 I/O lines simultaneously. If, however, all lines are not sinking simultaneously or all lines are not fully loaded, the drive capability of any individual line increases as is shown by the accompanying curve.

For example, if only 5 of the 16 lines are to sink current at one time, the curve shows that each of those 5 lines is capable of sinking 9 mA @ .45V (if any lines are to sink 9 mA the total IOL must not exceed 45 mA or five 9 mA loads).

Example: How many pins can drive 5 TTL loads (1.6 mA) assuming remaining pins are unloaded?

IOL = 5 x 1.6 mA = 8 mA elOL = 60 mA from curve # pins = 60 mA ÷ 8 mA/pin = 7.5 = 7

In this case, 7 lines can sink 8 mA for a total of 56mA. This leaves 4 mA sink current capability which can be divided in any way among the remaining 8 I/O lines of the 8243.

Example: This example shows how the use of the 20 mA sink capability of Port 7 affects the sinking capability of the other I/O lines.

An 8243 will drive the following loads simultaneously.

2 loads - 20 mA @ 1V (port 7 only)

8 loads — 4 mA @ .45V 6 loads — 3.2 mA @ .45V

Is this within the specified limits?

 $\epsilon$ IOL = (2 x 20) + (8 x 4) + (6 x 3.2) = 91.2 mA. From the curve: for IOL = 4 mA,  $\epsilon$ IOL ≈ 93 mA. since 91.2 mA < 93 mA the loads are within specified limits.

Although the 20 mA @ 1V loads are used in calculating  $\epsilon$ IOL, it is the largest current required @ .45V which determines the maximum allowable  $\epsilon$ IOL.

NOTE: A10 to 50K 

pullup resistor to +5V should be added to 8243 outputs when driving to 5V CMOS directly.




Figure 5. Output Expander Timing




Figure 6. Using Multiple 8243's



# 8048AH/8035AHL/8049AH 8039AHL/8050AH/8040AHL HMOS SINGLE-COMPONENT 8-BIT MICROCOMPUTER

- High Performance HMOS II
- Interval Timer/Event Counter
- **Two Single Level Interrupts**
- Single 5-Volt Supply
- Over 96 Instructions; 90% Single Byte
- Reduced Power Consumption
- Compatible with 8080/8085 Peripherals
- Easily Expandable Memory and I/O
- Up to 1.36 μSec Instruction Cycle All Instructions 1 or 2 cycles

The Intel MCS®-48 family are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS process.

The family contains 27 I/O lines, an 8-bit timer/counter, and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS\*-80/MCS\*-85 peripherals.

To minimize development problems and provide maximum flexibility, a logically and functionally pin-compatible version of the ROM devices with UV-erasable user-programmable EPROM program memory is available with minor differences.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.

Device	el samble II In	nternal Memory	RAM Standby
8050AH	4K×8 ROM	256 × 8 RAM	uonombnyayes
8049AH	2K × 8 ROM	128 × 8 RAM	redotte RV yes
8048AH	1K×8 ROM	64 × 8 RAM	yes
8040AHL	none	256 × 8 RAM	yes yes
8039AHL	los aed none	128 × 8 RAM	yes
8035AHL	none	64 × 8 RAM	bns datalyes






Table 1. Pin Description

Symbol	Pin No.	Function
VSS	20	Circuit GND potential
V <sub>DD</sub>	26	+5V during normal operation.
aista	Periph	Low power standby pin.
Vcc	40	Main power supply; +5V during operation.
PROG	25	Output strobe for 8243 I/O expander.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.
P20-P23 P24-P27 Port 2	to sau t	8-bit quasi-bidirectional port. P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched.
AND OF STREET	891 891 892	Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.
TO 12 C RE 4 85 R C RE 8 85 R C RE 8 85 R C RE 8 85 R C RE 8 17 R C RE 8 81 R C RE 8	ABAD 1 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Input pin testable using the conditional transfer instructions JT0 and JNT0. T0 can be designated as a clock output using ENT0 CLK instruction
T1arache seache seache seache seaches oraches	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/counter input using the STRT CNT instruction.
se per se	Figure	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.

Symbol	Pin No.	Function
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external device.
Byte	Single	external data memory.
RESET		Input which is used to initialize the processor. (Active low) (Non TTL V <sub>IH</sub> )
cam ebivors	bna en	103ed ddillid bowel dowll.
Pissu Sids	D TOP Y S	Used during ROM verification.
WR	s llew a	
		Used as write strobe to external data memory.
ALE	11 10A 8 10A 8	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.
	- E	The negative edge of ALE strobes address into external data and program memory.
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
SS	5 740 643M	Single step input can be used in conjunction with ALE to "single step" the processor through each instruction. (Active Low)
		Used in sync mode
EA	7	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high)
7041	27°	Used during ROM verification (12V)
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL V <sub>IH</sub> )
XTAL2	3	Other side of crystal input.



# Table 2. Instruction Set

Accumulator			
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	VOW
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADDC A, @R	Add data memory with carry	TON	or da
ADDC A, # data	Add immediate with carry	2	7 20
ANL A, R	And register to A	1	1
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A @R	Or data memory to A	100	martis
ORL A, # data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1 210
XRL A, @R	Exclusive or data memory to A	1 08	A JBS
XRL, A, # data	Exclusive or immediate to A		2
INC A	Increment A		112
DEC A	Decrement A	110	0114
CLRA	Clear A	1	1
CPL A	Complement A	1	1
DAA	Decimal adjust A	1	1
SWAPA	Swap nibbles of A	1	1
RLA	Rotate A left	1	1
RLC A	Rotate A left through carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers			
Mnemonic	Description	Bytes	Cycles
INCR	Increment register	1	VOM
INC @R	Increment data memory	1	vqu
DECR	Decrement register	1	1

Branch			
Mnemonic	Description	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	st #186	2
DJNZ R, addr	Decrement register and skip	2	VOM
JC addr	Jump on carry = 1	A 2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JT0 addr	Jump on T0 = 1	2	2
JNT0 addr	Jump on T0 = 0	2	2
JT1 addr	Jump on T1 = 1	862A	2
JNT1 addr	Jump on T1 = 0	2	2
JF0 addr	Jump on F0 = 1	A 2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JNI addr	Jump on INT = 0	2	2 2
JBb addr	Jump on accumulator bit	2	2

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	. 2
RET	Return	1	2
RETR	Return and restore status	1	2

CLR C Clear carry CPL C Complement carry	1	1
CPL C Complement carry		
	1	1
CLR F0 Clear flag 0	1	1
CPL F0 Complement flag 0	1	1
CLR F1 Clear flag 1	1	1
CPL F1 Complement flag 1	1	1

Data Moves			
Mnemonic	Description	Bytes	Cycles
MOV A, R	Move register to A	1	s ole
MOV A, @R	Move data memory to A		@ ola
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R, A	Move A to data memory	1 .	lone <b>1</b> 8
MOV R, # data	Move immediate to register		ma 2 4
MOV @R, # data	Move immediate to data memory	2	992
MOV A, PSW	Move PSW to A	1000	ZNIO
MOV PSW, A	Move A to PSW	1	bs 3t
XCH A, R	Exchange A and	1,00	soll
XCH A, @R	Exchange A and data memory		JAZ ade
XCHD A, @R	Exchange nibble of A and register		OTIAL
MOVX A, @R	Move external data memory to A		TUL.
MOVX @R, A	Move A to external data memory	110	2
MOVP A, @A	Move to A from current page	1,00	2
MOVP3 A, @	Move to A from page 3		2

Timer/Counter			Accun
Mnemonic	Description	Bytes	Cycles
MOV A, T	Read timer/counter	1	4
MOV T, A	Load timer/counter	1	1
STRTT	Start timer	1	uga.
STRT CNT	Start timer	sisb, # ,A	
STOP TONT	Stop timer/counter		DOCA
EN TCNTI	Enable timer/counter interrupt	1	ooga
DIS TCNTI	Disable timer/counter interrupt	ED A.A.	A JUIA

Control		ANL-A, 8 date ORL A, R
Mnemonic	Description	Bytes Cycles
ENI	Enable external interrupt	dRL A, atdata
DISI	Disable external interrupt	1 A JAX
SEL RB0	Select register bank 0	1 1
SEL RB1	Select register bank 1	smable A state
SEL MB0	Select memory bank 0	1 1
SEL MB1	Select memory bank 1	1 A 3#1
ENTO CLK	Enable clock output on T0	1 A DSID A RJO

Mnemonic	Description	Bytes	Cycles
NOP	No operation	1	1
IDL	Select Idle Operation	1	1

7			
1			
			CPL F0
	T.		
		Complement flag 1	

Return

Bytes Cyclos

			Cycles
ANL BUS, # dall		8	
	And A to expander port		



Ambient Temperature Under Bias ... 0°C to 70°C Storage Temperature . . . . . . -65° C to +150° C Voltage On Any Pin With Respect to Ground .....-0.5V to +7V

ABSOLUTE MAXIMUM RATINGS\*

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of device at these or any other conditions above those indicated in the operational 

# D.C. CHARACTERISTICS: (TA = 0°C to 70°C; VCC = VDD = 5V ± 10%; VSS = 0V)

	00 711		Limits			1		
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	Device	
VIL	Input Low Voltage (All Except RESET, X1, X2)	5		.8	V	inenu	LIAkage	
VIL1	Input Low Voltage (RESET, X1, X2)	/=_58V	Au	0.6	V	(Fight)	IIA edano	
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0	Am	Vcc	ε V	ly Current idby)	VDD Sup (RAM Sta IIA	
VIH1A8	Input High Voltage (X1, X2, RESET)	3.8	To the second	VCC	V		All	
VOL	Output Low Voltage (BUS)		Affi	.45	V	I <sub>OL</sub> = 2.0 mA	All	
VOL1	Output Low Voltage (RD, WR, PSEN, ALE)		. Am	.45	30 V	I <sub>OL</sub> = 1.8 mA	Total Supp	+
VOL2	Output Low Voltage (PROG)		Am	.45	es <sub>V</sub>	I <sub>OL</sub> = 1.0 mA	All	
VOL3	Output Low Voltage (All Other Outputs)		Am	.45	OV	I <sub>OL</sub> = 1.6 mA	All	
VOH	Output High Voltage (BUS)	2.4	V	22	V	ΙΟΗ = -400 μΑ	All	
V <sub>OH1</sub>	Output High Voltage (RD, WR, PSEN, ALE)	2.4			V	I <sub>OH</sub> = -100 μA	All	
V <sub>OH2</sub>	Output High Voltage (All Other Outputs)	2.4	,1202	1,00,0	V	I <sub>OH</sub> = -40 μA	All	7



D.C. CHARACTERISTICS:  $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = V_{DD} = 5V \pm 10\%; V_{SS} = 0V)$  (Continued)

dam-		num Rz	Limits	iul.	0.70°C	erature Under Bias 0°C	
Symbol	Parameter to not		Тур	Max	Unit	Test Conditions	Device
IL1 lenair	Leakage Current (T1, INT)	s above of this s	ndition clions	±10	μΑ	VSS=VIN=VCC	to Ground
ILI1	Input Leakage Current (P10-P17, P20-P27, P20 EA, SS)	101 ± V	i = 00	-500	70°07 μΑ	V <sub>SS</sub> +.45≤V <sub>IN</sub> ≤V <sub>CC</sub>	I.C. CHARAI
I <sub>LI2</sub>	Input Leakage Current RESET	20	linU	300	μΑ	VSS≤VIN≤3.8V	Alldmy
ILO	Leakage Current (BUS, T0) (High		V	8.		tow Voltage (All e.5 bt RESET, X1, X2) =.5	VIL 1 IIA INDU
	Impedance State		V	±10	μΑ	V <sub>SS</sub> <v<sub>IN<v<sub>CC</v<sub></v<sub>	All All
IDD	V <sub>DD</sub> Supply Current (RAM Standby)		3	5	mA	High Voltage Ixcept XTAL1,	
	IIA IIA		4	7	mA	High Voltage 3.8	8049AH 8039AHL
	IA Am 0.S	101	5 V	10	mA	ut Low Voltage	8050AH 8040AHL
I <sub>DD</sub> +	Total Supply Current*	101	30	65	mA	ut Low Voltage WR, PSEN, ALE)	8048AH 8035AHL
	IIA Am 0.f	101	35	70	mA	UT LOW Voltage	8049AH 8039AHL
	IIA Am 8.1	101	40	80	mA	Outputs)	8050AH 8040AHL
V <sub>DD</sub>	RAM Standby Voltage	2.2	V	5.5	V	Standby Mode Reset ≤VIL1	atuO tHOV

<sup>\*</sup>I<sub>CC</sub>+I<sub>DD</sub> is measured with all outputs disconnected; <del>SS</del>, <del>RESET</del>, and <del>INT</del> equal to V<sub>CC</sub>; EA equal to V<sub>SS</sub>.

		f (t)	111	MHz	tot	Conditions
Symbol	Parameter	(Note 3)	Min	Max	Unit	(Note 1)
t	Clock Period	1/xtal freq	90.9	1000	ns	(Note 3)
tLL	ALE Pulse Width	3.5t-170	150	1002	ns	JAFCS
tAL	Addr Setup to ALE	2t-110	70	-	ns	(Note 2)
tLA	Addr Hold from ALE	t-40	50	91	ns	JAI
tCC1	Control Pulse Width (RD, WR)	7.5t-200	480	NG X	ns	CONTING
tCC2	Control Pulse Width (PSEN)	6t-200	350	DE - INSTE	ns	GGA
tDW	Data Setup before WR	6.5t-200	390	Program	ns	A neitouder
twD	Data Hold after WR	t-50	40		ns	-
<sup>t</sup> DR	Data Hold (RD, PSEN)	1.5t-30	0	110	ns	
t <sub>RD1</sub>	RD to Data in	6t-170		375	ns	
t <sub>RD2</sub>	PSEN to Data in	4.5t-170		240	ns	
t <sub>AW</sub>	Addr Setup to WR	5t-150	300	W	ns	2004
tAD1	Addr Setup to Data (RD)	10.5t-220	FLOATIN	730	ns	Хэнгло.
t <sub>AD2</sub>	Addr Setup to Data (PSEN)	7.5t-200	N. H.	460	ns	
tAFC1	Addr Float to RD, WR	2t-40	140		ns	(Note 2)
tAFC2	Addr Float to PSEN	.5t-40	10	TOTAL SELECT	ns	(Note 2)
tLAFC1	ALE to Control (RD, WR)	3t-75	200		ns	
tLAFC2	ALE to Control (PSEN)	1.5t-75	60		ns	E S THOSE
tCA1	Control to ALE (RD, WR, PROG)	t-65	25		ns	181 CV
tCA2	Control to ALE (PSEN)	4t-70	290		ns	
tCP	Port Control Setup to PROG	1.5t-80	50		ns	
tPC	Port Control Hold to PROG	4t-260	100		ns	71
tpR	PROG to P2 Input Valid	8.5t-120		650	ns	d'11 and 10-
tpF HD9	Input Data Hold from PROG	s-os 1.5t	0	140	og ns	X
t <sub>DP</sub>	Output Data Setup	6t-290	250		ns	
tPD	Output Data Hold	1.5t-90	40	87 24-27, POI	os ns	
tpp	PROG Pulse Width	10.5t-250	700	The last	ns	
tpL	Port 2 I/O Setup to ALE	4t-200	160		ns	44 67
tLP	Port 2 I/O Hold to ALE	.5t-30	15	A.JI	ns	JAI - REG
tpv	Port Output from ALE	4.5t+100	XPO	510	ga ns	X
toprr	T0 Rep Rate	3t	270		ns	
tCY	Cycle Time	15t	1.36	15.0	μS	


#### Notes:


4-10P-4-1PC+

<sup>1.</sup> Control Outputs CL = 80pF BUS Outputs CL = 150pF


<sup>2.</sup> BUS High Impedance Load 20pF

<sup>3.</sup> f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.
















# 8748H/8035H/8749H/8039H HMOS-E SINGLE-COMPONENT 8-BIT MICROCOMPUTER

- High Performance HMOS-E
- Interval Timer/Event Counter
- Two Single Level Interrupts
- Single 5-Volt Supply
- Over 96 Instructions;90% Single Byte

- Compatible with 8080/8085 Peripherals
- Easily Expandable Memory and I/O
- Up to 1.35 μSec Instruction Cycle
   All Instructions 1 or 2 cycles

The Intel 8749H/8039H/8748H/8035H are totally self-sufficient, 8-bit parallel computers fabricated on single silicon chips using Intel's advanced N-channel silicon gate HMOS-E process.

The family contains 27 I/O lines, an 8-bit timer/counter, on-chip RAM and on-board oscillator/clock circuits. For systems that require extra capability, the family can be expanded using MCS\*-80/MCS\*-85 peripherals.

These microcomputers are designed to be efficient controllers as well as arithmetic processors. They have extensive bit handling capability as well as facilities for both binary and BCD arithmetic. Efficient use of program memory results from an instruction set consisting mostly of single byte instructions and no instructions over 2 bytes in length.

Device anath another	Inter	nal Memory asup nd-8   ME-VS   T19-019
8039H	none	128 x 8 RAM
8035H	none	64 x 8 RAM
8749H 077/43 gnie	2K x 8 EPROM	128 x 8 RAM
8748H	1K x 8 EPROM	64 x 8 RAM






Table 1. Pin Description

Symbol	Pin No.	Function	Device
VSS	20	Circuit GND potential	All
VDD	26	+5V during normal operation.	All
Cycle	etion cycle	Programming power supply (+21V).	8748H 8749H
VCC	40	Main power supply; +5V dur- ing operation and programming.	IIA Ident, 8-bit p HMOS-E p
PROG	89003	Output strobe for 8243 I/O expander.	All betrag
one over		Program pulse (+18V) input pin during programming.	8748H 8749H (See Note)
P10-P17 Port 1	27-34	8-bit quasi- bidirectional port.	All
P20-P23 P24-P27 Port 2	21-24 35-38 MAF	8-bit quasi- bidirectional port. P20-P23 contain the four high order program counter bits dur- ing an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.	All
DB0- DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched.	All

F 1 14 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Pin	"man RAPITE M"	SUMIN	
Symbol	No.	Function	Device	
(Con't)  a (flato) via H2 boille lennano-11 resochen d tid-8 nso ylimel ert y malaffe ed of br i celtifical as fley m gnitalar co see		data atara in	Single 5- 90% Single 5- 90% Single 5- silicon chips 17- in tentity contains that 17- in tentity contains that 17- in tentity contains that 17- in tentity bit 17- in tentity bit 17- in tentity to bit	
enon says	1	Input pin testable using the conditional transfer instructions JT0 and JNT0. To can be designated as a clock output using ENT0 CLK instruction	All	
1K x S		Used during programming.	8748H 8749H	
T1	39	Input pin testable using the JT1, and JNT1 instructions. Can be designated the timer/ counter input using the STRT CNT instruction.	CLOCK	
INT	6	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) interrupt must remain low for at least 3 machine cycles for proper operation.	TIR B	




Table 1. Pin Description (Continued)

Symbol	Pin No.	Function	Device		
RD	8	Output strobe activated during a BUS read. Can be used to enable data onto the bus from an external	AII ROR		
	liv8	device. Used as a read	risiteh		
2 2 2	20 = 20	strobe to external data memory. (Active low)	AP addr APP @A JNZ R, addr		
RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL VIH)	All tobe 2 addr VC addr VZ addr VZ		
8	2 2 2	Used during programming.	8748H 8749H		
WR	\$ 10 \$	Output strobe during a bus write. (Active low)	All adds (TV adds 65 adds 151		
2 2 2	2 . 2	Used as write strobe to external data memory.	FF addr 41 addr 3b addr		
	-11 sys	Address latch enable. This sig- nal occurs once during each cycle and is useful as	All enthrords of some of the sound of the so		
2 2 2	S	a clock output. The negative edge of ALE strobes address into external data and program memory.	ALL addr ET - ETR ETR		
	8983	Description Clear carry	plaemen		

Symbol	Pin No.	Function	Device		
PSEN *	9 Program store enable. This output occurs only during a fetch to external program memory. (Active low)				
SS	5	Single step input can be used in conjunction with ALE to "single step" the proces- sor through each instruction.	ANL A, R ANL A, @R ANL A, @R ORL A, R ORL A, B		
EA	7 1 2	External access input which forces all program memory fetches to reference external memory. Useful for emulation and debug. (Active high)	XRL A, R IIA  KRL A, @R  NO A  OBO A  OBO A		
	r r	Used during (18V) programming	8748H A AS 8749H A AS		
XTAL1	2	One side of crystal input for internal oscillator. Also input for external source. (Non TTL VIH)	ARA		
XTAL2	3	Other side of crystal input.	All sino stude		

NOTE: On the 8749H/8039H, PROG must be clamped to VCC when not programming. A diode should be used when using an 8243; otherwise, a direct connection is permissible.



# Table 2. Instruction Set

Accumulator		107	
Device			Symbol
Mnemonic	Description	Bytes	Cycles
ADD A, R	Add register to A	1	1
ADD A, @R	Add data memory to A	1	1
ADD A, # data	Add immediate to A	2	2
ADDC A, R	Add register with carry	1	1
ADDC A, @R	Add data memory with carry	1	1
ADDC A, # data	Add immediate with carry	2	2
ANL A, R	And register to A	1	1
ANL A, @R	And data memory to A	1	1
ANL A, # data	And immediate to A	2	2
ORL A, R	Or register to A	1	1
ORL A @R	Or data memory to A	1	1
ORL A, # data	Or immediate to A	2	2
XRL A, R	Exclusive or register to A	1	1
XRL A, @R	Exclusive or data memory to A	1	1
XRL, A, # data	Exclusive or immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLRA	Clear A guide bins	1	1
CPL A	Complement A	1	1
DA A MBATA	Decimal adjust A	1	1
SWAP A	Swap nibbles of A	1	. 1
RLA	Rotate A left	1	1
RLCA	Rotate A left through carry	2 1	ruAtx
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	8 -1 -	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	1	2
MOVD P, A	Output A to expander port	1	2
ANLD P, A	And A to expander port	1	2
ORLD P, A	Or A to expander port	1	2

Registers		1997	
Davice	Fanction		
Mnemonic	Description	Bytes	Cycles
INCR	Increment register	1	1
INC @R	Increment data memory	1	1
DECR	Decrement register	1	1

	Inninius en man		
Branch	from an external device.		
Mnemonic	Description beauti	Bytes	Cycles
JMP addr	Jump unconditional	2	2
JMPP @A	Jump indirect	1	2
DJNZ R, addr	Decrement register	2	2
JC addr	and skip Jump on carry = 1	2	2
JNC addr	Jump on carry = 0	2	2
JZ addr	Jump on A zero	2	2
JNZ addr	Jump on A not zero	2	2
JT0 addr	Jump on T0 = 1	2	2
JNT0 addr	Jump on T0 = 0	2	2
JT1 addr	Jump on T1 = 1	2	2
JNT1 addr	Jump on T1 = 0	012	2
JF0 addr	Jump on F0 = 1	2	2
JF1 addr	Jump on F1 = 1	2	2
JTF addr	Jump on timer flag	2	2
JNI addr	Jump on INT = 0	2	2
JBb addr	Jump on accumulator	2	2
(1.4)	datal search A	25	210

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2

Flags	program memory.		
Mnemonic	Description	Bytes	Cycles
CLRC	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	1	1
CLR F1	Clear flag 1	1	1
CPL F1	Complement flag 1	1	1



# Table 2. Instruction Set (Continued) TAM BALLARIMAN STULIOSEA

Data Moves			age to	Timer/Counter	Storage Temperature6
Mnemonic MOV A, R MOV A, @R MOV A, # data MOV @R, A MOV @R, # data	Description  Move register to A  Move data memory to A  Move immediate to A  Move A to register  Move A to data memory  Move immediate to register  Move immediate Move immediate to	d su	2 00	Mnemonic MOV A, T MOV T, A STRT T STRT CNT STOP TCNT EN TCNTI	Description Bytes Cycle Read timer/counter 1 1 Load timer/counter 1 1 Start timer 1 1 Stop timer/counter 1 1 Enable timer/counter 1 1 Disable timer/counter 1 1 interrupt 1 1 interrupt 1 1 interrupt 1 1 interrupt 1 1
MOV A, PSW MOV PSW. A	data memory Move PSW to A Move A to PSW	1 1 1	1 1	Control	All Industrial (WESEL' X1' X5)
XCH A, @R  XCHD A, @R	Exchange A and register Exchange A and data memory Exchange nibble of A and register	1 1 <sub>V</sub>	1 1 20 1	Mnemonic EN I DIS I	Description Bytes Cycle Enable external 1 1 interrupt Disable external 1 1 interrupt
MOVX A, @R MOVX @R, A	Move external data memory to A Move A to external data memory	1 V	2 2	SEL RB0 SEL RB1 SEL MB0 SEL MB1	Select register bank 0 1 1 Select register bank 1 1 Select memory bank 0 1 1 Select memory bank 1 1
MOVP A, @A	Move to A from current page	1.	2 8	ENTO CLK	Enable clock output 1 1 1 1 1 on T0
MOVP3 A, @A	Move to A from page 3	1 V	2		VOL2 Output Low Voltage
HA	10L = 1.6 mA	V	15	Mnemonic NOP	Description Bytes Cycle No operation 1 1
BA.	IOH = -400 µA	V		2.4	VOH Output High Voltage (BUS)
IIA		٧		2.4	VOH1 Output High Voltage (RD, WR, PSEN, ALE)
IIA				2.4	VOH2 Output High Voltage (All Other Outputs)

Ambient Temperature Under Bias ... 0°C to 70°C Storage Temperature . . . . . . -65° C to +150° C Voltage On Any Pin With Respect to Ground .....-0.5V to +7V  lute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# D.C. CHARACTERISTICS: (TA = 0°C to 70°C; VCC = VDD = 5V ± 10%; VSS = 0V)

1 1	Enable timer/counter	ITI	Limits		T	Move A to data	MOV @R, A
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	Device
VIL	Input Low Voltage (All Except RESET, X1, X2)	5		.8 \$	2 V S	to register Move immediate to	MOV (IA) # data
V <sub>IL1</sub>	Input Low Voltage (RESET, X1, X2)	5	Contro	.6	VI	Move PSW to A Move A to PSW	MOV A, PSW MOV HAV, A
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.0	Minema EN1	Vcc	V	Exchange A and register. Exchange A and data memory	XCH A, R
VIH1	Input High Voltage (X1, X2, RESET)	3.8	SEL RI	Vcc	V	Exchange nibble of A and register	All All
VOL	Output Low Voltage (BUS)	30	SEL NI	.45	V	Nove A trAm 0.2 = 2.0	A , AAJUXVOM
V <sub>OL1</sub>	Output Low Voltage (RD, WR, PSEN, ALE)	,LK	ENTO.	.45	V	I <sub>OL</sub> = 1.8 mA	AS AISVOM
V <sub>OL2</sub>	Output Low Voltage (PROG)			.45	V	IOL = 1.0 mA	A@ ,A @9VOM All
V <sub>OL3</sub>	Output Low Voltage (All Other Outputs)	Ollit	NOP	.45	٧	I <sub>OL</sub> = 1.6 mA	All
VOH	Output High Voltage (BUS)	2.4			٧	ΙΟΗ = -400 μΑ	All
V <sub>OH1</sub>	Output High Voltage (RD, WR, PSEN, ALE)	2.4			٧	I <sub>OH</sub> = -100 μA	All
VOH2	Output High Voltage (All Other Outputs)	2.4			٧	I <sub>OH</sub> = -40 μA	All

D.C. CHARACTERISTICS: (TA = 0°C to 70°C; VCC = VDD = 5V ± 10%; VSS = 0V) (Continued)

	23468 T		Limits				
Symbol	Parameter	Min Typ Max		Unit	Test Conditions	Device	
IT(& ajoN)	Leakage Current	0.00	peri la	XXT		Clock Period	1
	(T1, INT)	gar	0%(=1)	e±10	μΑ	VSS=VIN=VCC	All
ILIA stoli)	Input Leakage Current	76	-110	2		Addr Setup to ALE	JAJ
	(P10-P17, P20-P27, EA, SS)	oa.	-40	-500	μА	VSS+.45 SVIN SVCC	All
ILI2	Input Leakage Current RESET	-10	-200	-300	μА	VSS≤VIN≤3.8V	All
ILO	Leakage Current	390	1-200	.8		Data Setup before WR	WOI
	(BUS, T0) (High	Oa.	-50			Data Hold after WR	GW
	Impedance State)	0	08-18	±10	μΑ	VSS≤VIN≤VCC	All
IDD +	Total Supply Current*		80	100	mA	RD to Date in	8035H
ICC	240 1 085		0.170	A		PSFSLin Data to	actor
	an l	300	95	110	mA	Add Setup to WR	8039H
	730 ns		80	100	mA	Addr Selup to Data (RD	8748H
	an 034		95	110	mA	Addr Setup to Oata (PS	8749H



# A.C. CHARACTERISTICS: (TA = 0°C to 70°C; VCC = VDD = 5V ± 10%; VSS = 0V)

Symbol			f (t) (Note 3)	11 MHz			Conditions
	Parameter Inti			Min	Max	Unit	(Note 1)
t	Clock Period		1/xtal freq	90.9	1000	o ns	(Note 3)
tLLA	ALE Pulse Width	01	3.5t-170	150		ns	
tAL	Addr Setup to ALE		2t-110	70	ge Current	solens tu	(Note 2)
tLA	Addr Hold from ALE	00	t-40	50	235-555	ns	10
tCC1	Control Pulse Width (RD, WR)		7.5t-200	480		ns	
tCC2	Control Pulse Width (PSEN)	00	6t-200	350		ns	a su
t <sub>DW</sub>	Data Setup before WR		6.5t-200	390	louse	ns	
twD	Data Hold after WR		t-50	40	figh	ns	(3)
<sup>t</sup> DR	Data Hold (RD, PSEN)	01	1.5t-30	0	110	ns	ini
t <sub>RD1</sub>	RD to Data in	1 0	6t-170		375	gans la	+ 00
t <sub>RD2</sub>	PSEN to Data in		4.5t-170		240	ns	. 00
t <sub>AW</sub>	Addr Setup to WR	0	5t-150	300		ns	
t <sub>AD1</sub>	Addr Setup to Data (RD)	0	10.5t-220		730	ns	
t <sub>AD2</sub>	Addr Setup to Data (PSEN)	0	7.5t-200		460	ns	
tAFC1	Addr Float to RD, WR	nos T	2t-40	140	at intro lie d	ns	(Note 2)
t <sub>AFC2</sub>	Addr Float to PSEN		.5t-40	10		ns	(Note 2)
tLAFC1	ALE to Control (RD, WR)		3t-75	200		ns	
tLAFC2	ALE to Control (PSEN)		1.5t-75	60		ns	
tCA1	Control to ALE (RD, WR, PRO	G)	t-65	25		ns	
tCA2	Control to ALE (PSEN)		4t-70	290		ns	
tCP	Port Control Setup to PROG		1.5t-80	50		ns	
tPC	Port Control Hold to PROG		4t-260	100		ns	
tpR	PROG to P2 Input Valid		8.5t-120		650	ns	
tpF	Input Data Hold from PROG		1.5t	0	140	ns	
tDP	Output Data Setup		6t-290	250		ns	
tPD	Output Data Hold		1.5t-90	40	13.56	ns	
tpp	PROG Pulse Width		10.5t-250	700		ns	
tpL	Port 2 I/O Setup to ALE		4t-200	160		ns	
tLP	Port 2 I/O Hold to ALE		.5t-30	15		ns	
tpv	Port Output from ALE		4.5t+100		510	ns	
toprr	T0 Rep Rate		3t	270		ns	
tCY	Cycle Time		15t	1.36	15.0	μS	


## Notes:

<sup>1.</sup> Control Outputs CL = 80pF BUS Outputs CL = 150pF


<sup>2.</sup> BUS High Impedance Load 20pF

<sup>3.</sup> f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.











XTAL2





DRIVING FROM EXTERNAL SOURCE



For XTAL1 and XTAL2 define "high" as voltages above 1.6V and "low" as voltages below 1.6V. The duty cycle requirements for externally driving XTAL1 and XTAL2 using the circuit shown above are as follows: XTAL1 must be high 35-65% of the period and XTAL2 must be high 36-65% of the period. Rise and fall times must be faster than 20 nS.

# PROGRAMMING, VERIFYING, AND ERASING THE 8749H (8748H) EPROM

#### **Programming Verification**

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function	
XTAL 1 XTAL 2	Clock Input (3 to 4.0 MHz)	
Reset	Initialization and Address Latching	
Test 0	Selection of Program or Verify Mode	-
EA	Activation of Program/Verify Modes	ndi i
BUS	Address and Data Input	
	Data Output During Verify	
P20-P22	Address Input	
V <sub>DD</sub> PROG	Programming Power Supply Program Pulse Input	

#### WARNING:

An attempt to program a missocketed 8749H (8748H) will result in severe damage to the part. An indication of a properly socketed part is the appearance of the ALE clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- V<sub>DD</sub> = 5V, Clock applied or internal oscillator operating. RESET = 0V, TEST 0 = 5V, EA = 5V, BUS and PROG floating. P10 and P11 must be tied to ground.
- 2. Insert 8749H (8748H) in programming socket.
- 3. TEST 0 = 0V (select program mode)
- 4. EA = 18V (activate program mode)
- 5. Address applied to BUS and P20-22
- 6. RESET = 5V (latch address)
- 7. Data applied to BUS
- 8. VDD = 21V (programming power)
- 9. PROG = VCC or float followed by one 50ms pulse to 18V
- 10. VDD = 5V
- 11. TEST 0 = 5V (verify mode)
- 12. Read and verify data on BUS
- 13. TEST 0 = 0V
- 14. RESET = 0V and repeat from step 5
- 15. Programmer should be at conditions of step 1 when 8749H (8748H) is removed from socket.



# A.C. TIMING SPECIFICATION FOR PROGRAMMING 8748H/8749H ONLY:

 $(T_A = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = 5V \pm 5\%; V_{DD} = 21 \pm .5V)$ 


Symbol	Parameter 2 MORGE 300	Min	Max	Unit	Test Conditions
t <sub>AW</sub>	Address Setup Time to RESET1	4tCY			144 ANN 251 III
twA	Address Hold Time After RESET1	4tCY			VEAHlo
t <sub>DW</sub>	Data in Setup Time to PROG1	4tCY		1	EA VCC
twD	Data in Hold Time After PROGI	4tCY	D089	- WTI-	
tPH	RESET Hold Time to Verify	4tCY			01
tvddw	V <sub>DD</sub> Hold Time Before PROG1	0	1.0	ms	YAV
tvDDH	V <sub>DD</sub> Hold Time After PROG	0	1.0	ms	
tpw	Program Pulse Width	50	60	ms	VILT
tTW	Test 0 Setup Time for Program Mode	4tCY	AWI -	1000	<i>p</i>
twr	Test 0 Hold Time After Program Mode	4tCY	MALID XPRO	(5-0)	780-087
tDO	Test 0 to Data Out Delay		4tCY		
tww assa	RESET Pulse Width to Latch Address	4tCY		X	P20-P22 ADDRESS
t <sub>r</sub> , t <sub>f</sub>	V <sub>DD</sub> and PROG Rise and Fall Times	0.5	wa=100	μs	
tCY	CPU Operation Cycle Time	3.75	5	μS	GGA GGA
t <sub>RE</sub>	RESET Setup Time before EA1	4tCY	_ wat		Урри ———


NOTE: If Test 0 is high, tDO can be triggered by RESET1.

#### D.C. TIMING SPECIFICATION FOR PROGRAMMING 8748H/8749H ONLY:


 $(T_A = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = 5V \pm 5\%; V_{DD} = 21 \pm .5V)$ 

Symbol	Parameter	Min	Max	Unit	Test Conditions
VDDH	V <sub>DD</sub> Program Voltage High Level	20.5	21.5	V	DEDICK MADE
VDDL	V <sub>DD</sub> Voltage Low Level	4.75	5.25	V	
VPH	PROG Program Voltage High Level	17.5	18.5	V	
VPL	PROG Voltage Low Level	4.0	Vcc	V	TO RESET
VEAH	EA Program or Verify Voltage High Level	17.5	18.5	V	
IDD	V <sub>DD</sub> High Voltage Supply Current	ATAG V	20.0	mA	+- (50-660
IPROG	PROG High Voltage Supply Current		1.0	mA	1
IEA	EA High Voltage Supply Current		1.0	mA	and south











# SINGLE-COMPONENT 8-BIT MICROCOMPUTERS

8748H/8035H/8749H/8035H

**EXPRESS** 

■ 0°C to 70°C Operation

■ -40°C to 85°C Operation

168 Hr. Burn-In

■ 8048AH/8035AHL

■ 8748H

■ 8049AH/8039AHL

**8243** 

■ 8050AH/8040AHL

■ 8749H

The new Intel EXPRESS family of single-component 8-bit microcomputers offers enhanced processing options to the familiar 8048AH/8035AHL, 8748H, 8049AH/8039AHL, 8749H, 8050AH/8040AHL Intel components. These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards, but fall short of military conditions.

The EXPRESS options include the commercial standard and -40°C to 85°C operation with or without 168 ±8 hours of dynamic burn-in at 125°C per MIL-STD-883, method 1015. Figure 1 summarizes the option marking designators and package selections.

For a complete description of 8048AH/8035AHL, 8748H, 8049AH/8309AHL, 8749H, 8040AHL and 8050AH features and operating characteristics, refer to the respective standard commercial grade data sheet. This document highlights only the electrical specifications which differ from the respective commercial part.

Temp Range	0-70	-40-85	0-70	-40-85
Burn In C°	0 Hrs	0 Hrs	168 Hrs	168 Hrs
	P8048AH D8048AH D8748H P8035AHL D8035AHL P8049AH D8049AH D8749H P8039AHL D8039AHL P8050AH D8050AH D8040AHL D8040AHL D8243	TP8048AH TD8048AH TD8748H TP8035AHL TD8035AHL TP8049AH TD8049AH TD8039AHL TD8039AHL TP8050AH TD8050AH TP8040AHL TD8040AHL TD8040AHL TP8243 TD8243	QP8048AH QD8048AH QD8048AH QP8035AHL QD8035AHL QP8049AH QD8049AH QD8749H QP8039AHL QP8039AHL QP8050AH QD8050AH QP8040AHL QP8040AHL QP8243 QD8243	LP8048AH LD8048AH LD8748H LP8035AHL LD8035AHL LD8049AH LD8049AH LD8749H LP8039AHL LD8039AHL LD8050AH LD8050AH LD8040AHL LD8040AHL LD8040AHL

<sup>\*</sup> Commercial Grade

P Plastic Package

D Cerdip Package



#### Extended Temperature Electrical Specification Deviations\*

TP8048AH/TP8035AHL/LP8048AH/LP8035AHL TD8048AH/TD8035AHL/LD8048AH/LD8035AHL

D.C. CHARACTERISTICS: (T<sub>A</sub> = -40° C to 85° C; V<sub>CC</sub> = V<sub>DD</sub> = 5V ± 10%; V<sub>SS</sub> = 0V)

			alim	u	Limits			
Symbol	Dno las Parameter		98	Min	Тур	Max	Unit	Test Conditions
VIH	Input High Voltage (All E XTAL1, XTAL2, RESET)	xcept		2.2		VCC	HESET)	VIH Hiput High Vo
IDD	V <sub>DD</sub> Supply Current	130	l ea		4	8	mA	IDD + Total Supply C
IDD +	Total Supply Current				40	80	mA	1 00

#### TP8049AH/TP8039AHL/LP8049AH/LP8039AHL TD8049AH/TD8039AHL/LD8049AH/LD8039AHL

#### D.C. CHARACTERISTICS: $(T_A = -40^{\circ} \text{C to } 85^{\circ} \text{C}; V_{CC} = V_{DD} = 5V \pm 10\%; V_{SS} = 0V)$

enol	yp Max Unit Test Condi	nill	Limits		redomen	Symbol P.
Symbol	Parameter 55V	Min	Тур	Max	Unit	Test Conditions
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		VCC	V	IDD Total Supply C
IDD	V <sub>DD</sub> Supply Current	1	5	10	mA	1 30
IDD +	Total Supply Current	newes/	50	100	mA	

#### TP8050AH/TP8040AHL/LP8050AHL/LP8040AHL TD8050AH/TD8040AHL/LD8050AH/LD8040AHL

#### D.C. CHARACTERISTICS: $(T_A = -40^{\circ} \text{C to } 85^{\circ} \text{C}; V_{CC} = V_{DD} = 5V \pm 10\%; V_{SS} = 0V)$

	15 25 mA	Limits			trieval	Icc Vcc Supply C	
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	2.2		VCC	V		
IDD	V <sub>DD</sub> Supply Current		10	20	mA		
IDD +	Total Supply Current		75	120	mA		



#### Extended Temperature Electrical Specification Deviations\*

# TD8748H/LD8748H

# D.C. CHARACTERISTICS: (TA = -40°C to 85°C; V<sub>CC</sub> = V<sub>DD</sub> = 5V ± 10%; V<sub>SS</sub> = 0V)

		alle	L	Limits			
Symbol	bno0 test Parameter xeM	l qy	Min	Тур	Max	Unit	Test Conditions
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)		2.2		VCC	RESET)	VIH Input High Vol XTAL1, XTAL2
IDD+	Total Supply Current	þ		50	130	mA	IDD VDD Supply C
Icc	Aca De	10				hierin	Total Supelly C

#### TD8749H/LD8749H

# **D.C. CHARACTERISTICS:** ( $T_A = -40^{\circ}$ C to 85°C; $V_{CC} = V_{DD} = 5V \pm 10\%$ ; $V_{SS} = 0V$ )

	DD = 2A T 104Pt ARS = 0A)		Limits			(1) :SDI	C. CHARACTERIST
Symbol	Parameter	atins	Min	Тур	Max	Unit	Test Conditions
VIH	Input High Voltage (All Except XTAL1, XTAL2, RESET)	dA	2.2		Vcc	Tal Vasa	Symbol Property Health West
IDD +	Total Supply Current			75	150	mA	XTAL1, XTAL2

#### TP8243/TD8243/LD8243

#### D.C. CHARACTERISTICS: $(T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}; V_{CC} = 5\text{V} \pm 10\%; V_{SS} = 0\text{V})$

						Limits		The Park of		
Symbol	Parameter				Min	Тур	Max	Unit	Test Condi	tions
Icc	VCC Supply	Current		utime.		15	25	mA		
anol	Test Condit	Unit	Max	Typ	nillin			netoman	9	Symbol
		V								
		Am								
		Am								100



# Extended Temperature Electrical Specification Deviations\*

#### TD8022/LD8022

# D.C. CHARACTERISTICS: (T<sub>A</sub> = -40°C to 85°C; $V_{CC}$ = 5.5V $\pm$ 1V; $V_{SS}$ = 0V)

	Saffery Operation	1 00	Limits	a'la'		Pln-to-pin Compatible
Symbol	another Parameter of the selection	Min	Тур	Max	Unit	Test Conditions
VIL1	Input Low Voltage (Port 0)	-0.5		V <sub>TH</sub> -0.2	٧	
VIH	Input High Voltage (All Except XTAL1, RESET)	2.3	10110	Vcc	٧	V <sub>CC</sub> = 5.0V ± 10% V <sub>TH</sub> Floating
V <sub>IH1</sub>	Input High Voltage (All Except XTAL1, RESET)	3.8		Vcc	no V	V <sub>CC</sub> = 5.5V ± 1V V <sub>TH</sub> Floating
V <sub>IH2</sub>	Input High Voltage (Port 0)	V <sub>TH</sub> +0.2	111101	Vcc	٧	Interrupt Stanel
V <sub>IH3</sub>	Input High Voltage (RESET, XTAL1)	3.8		Vcc	V	
VILONI	Input Low Voltage	-0.5	oleren	20.5	oweV w	rtel's 86C49-7/80C39-7 are it
VOL	Output Low Voltage	P substrate	stivity do to	0.45	V	I <sub>OL</sub> = 0.8 mA
VOL1	Output Low Voltage (P10, P11)	AFI 8 x 8 x	128	2.5	V	IOL = 3 mA
VOH	Output High Voltage (All unless open drain option Port 0)	2.4	s. For	clock circul SP-80 and I	bnsycts OM bns	ΙΟΗ = 30 μΑ
LI ydbri	Input Current (T1)	1 sasts noi	aplical	±700	μА	V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub> + 0.45V
ILI1	Input Current to Ports	domozus br	ner, et	500	μΑ	V <sub>IN</sub> = 0.45V
Icc	V <sub>CC</sub> Supply Current			120	mA	

#### A.C. CHARACTERISTICS: $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 5.5V \pm 1V; V_{SS} = 0V)$

Symbol	Parameter	Min	Max	Unit	Test Conditions
tCY	Cycle Time	8.38	50.0	μS	3.58 MHz XTAL = 8.38 μs t <sub>CY</sub>
V <sub>T1</sub>	Zero-Cross Detection Input (T1)	- ralan	3	VACpp	AC Coupled
AZC	Zero-Cross Accuracy	SINGLE -	±200	mV	60 Hz Sine Wave
FT1	Zero-Cross Detection Input Frequency (T1)	0.05	1	kHz	TIR 8 CPU
tLL.	ALE Pulse Width	3.9	23.0	μs	t <sub>CY</sub> = 8.38 μs for min

NOTE: Control Outputs: C<sub>L</sub> = 80 pf; T<sub>CY</sub> = 8.38 µsec.

#### A/D CONVERTER CHARACTERISTICS: (AVCC = 5.5V ± 1V; AVSS = 0V; AVCC/2 ≤ VAREF ≤ AVCC)

PORT - CARLING 23 1221		A PRICE	mits		Test Conditions
Parameter Parameter	Min	Тур	Max	Unit	
Absolute Accuracy			1.6% FSR ± ½ LSB	LSB	

**NOTE:** The analog input must be maintained at a constant voltage during the sample time (tss + tsh). \*Refer to individual commercial grade data sheets for complete operating characteristics.



# 80C49-7/80C39-7 CHMOS SINGLE-COMPONENT 8-BIT MICROCOMPUTER

- 80C49-7 Low Power Mask Programmable ROM
- 80C39-7 Low Power, CPU only
- Pin-to-pin Compatible with Intel's 8049AH/8039AHL
- 1.36 μsec Instruction Cycle. All Instructions
   1 or 2 Cycles
- Ability to Maintain Operation during AC Power Line Interruptions
- Exit Idle Mode with an External or Internal Interrupt Signal

- **■** Battery Operation
- 3 Power Consumption Selections

  —Normal Operation: 12 mA @ 11 MHz @ 5V


  —Idle Mode: 5 mA @ 11 MHz @ 5V

  —Power Down: 2 µA @ 2.0V
- 11 MHz, TTL Compatible Operation: VCC = 5V ± 10% CMOS Compatible Operation; VCC = 5V ± 20%

Intel's 80C49-7/80C39-7 are low power, CHMOS versions of the popular MCS\*-48 HMOS family members. CHMOS is a technology built on HMOS II and features high resistivity P substrate, diffused N well, and scaled N and P channel devices. The 80C49-7/80C39-7 have been designed to provide low power consumption and high performance.

The 80C49-7 contains a 2K x 8 program memory, a 128 x 8 x 8 RAM data memory, 27 I/O lines, and an 8-bit timer/counter in addition to an on-board oscillator and clock circuits. For systems that require extra capability, the 80C49-7 can be expanded using CMOS external memories and MCS\*-80 and MCS\*-85 peripherals. The 80C39-7 is the equivalent of the 80C49-7 without program memory on-board.

The CHMOS design of the 80C49-7 opens new application areas that require battery operation, low power standby, wide voltage range, and the ability to maintain operation during AC power line interruptions. These applications include portable and hand-held instruments, telecommunications, consumer, and automotive.



Symbol	Pin No.	Function
Vss	20	Circuit GND potential
V <sub>DD</sub>	26 pin s	Low Power standby pin
stal irooV liator. Also	de o 040 emai osc	Main power supply; +5V during operation.
PROG	25	Output strobe for 82C43 I/O expander.
P10-P17 Port 1	27-34	8-bit quasi-bidirectional port.
P20-P23	21-24	8-bit quasi-bidirectional port.
P24-P27 Port 2	T .betster	P20-P23 contain the four high order program counter bits during an external program memory fetch and serve as a 4-bit I/O expander bus for 8243.
DB0-DB7 BUS	12-19	True bidirectional port which can be written or read synchronously using the RD, WR strobes. The port can also be statically latched.
		Contains the 8 low order program counter bits during an external program memory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, under control of ALE, RD, and WR.
ТО	1	Input pin testable using the conditional transfer instructions JT0 and JNTo. T0 can be designated as a clock output using ENT0 CLK instruction.
T1	39	Input pin testable using the JT1, and JNT1 instructions.

Symbol	Pin No.	Function
	single s sor throu tion (Act	Can be designated the stimer/counter input using the STRT CNT instruction.
input TAI m memor nce v Usaful d debug,	all a6cess all progre s to refere al memor al memor sential for	Interrupt input. Initiates an interrupt if interrupt is enabled. Interrupt is disabled after a reset. Also testable with conditional jump instruction. (Active low) Interrupt must remain low for at least 3 machine cycles for proper operation.
he interna nmand ins must be	naintains i	Output strobe activated during a BUS read. Can be used to enable data onto toe bus from an external device.
	he fimer/c upt's serv tained.	Used as a read strobe to external data memory.  (Active low)
RESET	4	Input which is used to initialize the processor. (Active low) (Non TTL V <sub>IH</sub> )
WR	10	Output strobe during a bus write. (Active low)
		Used as write strobe to external data memory.
ALE	11	Address latch enable. This signal occurs once during each cycle and is useful as a clock output.
		The negative edge of ALE strobes address into external data and program memory.
PSEN	9	Program store enable. This output occurs only during a fetch to external program memory. (Active low)
SS	5	Single step input can be used in conjunction with

15-35 210936

Table 1. Pin Description (Continued)

Symbol	Pin No.	Function
SS (Con't)	counter	ALE to "single step" the processor through each instruction (Active low)
ministeAB mupt is en- to disabled to testable it jump in- ve low)	upt if inte interrup i reset. A ondition ion, (Act	for officiation and dobug,

Symbol	Pin No.	Function
-	it GND po Power star	and program verification. (Active high)
	qua 12 woq lego pritu	One side of crystal input for internal oscillator. Also
R 82C43	it strobe for	input for external source. (Non TTL V <sub>IH</sub> )
XTAL2	nbid-lasur	Other side of crystal input


#### **IDLE MODE DESCRIPTION**

The 80C49-7, when placed into Idle mode, keeps the oscillator, the internal timer and the external interrupt and counter pins functioning and maintains the internal register and RAM status.

To place the 80C49-7 in Idle mode, a command instruction (op code 01H) is executed. To terminate Idle mode, a reset must be performed or interrupts must be enabled and an interrupt signal generated. There are two interrupt sources that can restore normal operation. One is an external signal applied to the interrupt pin. The other is from the overflow of the timer/counter. When either interrupt is invoked, the CPU is taken out of Idle mode and vectors to the interrupt's service routine address. Along with the Idle mode, the standard MCS®-48 power-down mode is still maintained.

	RESET
	, AW
11	
	PSEN
	. 88
	10

	read synchronously using the RD, WR strobes. The port can also be statically latched.  Contains the 8 low order program counter bits durprogram counter bits durmemory fetch, and receives the addressed instruction under the control of PSEN. Also contains the address and data during an external RAM data store instruction, RAM data store instruction, under control of ALE, RD, under control of ALE, RD,	
conditional transfer instruc- tions JT0 and JNTo. T0 can be designated as a clock output using ENTO CLK	Input pin testable using the	



#### Table 2. Instruction Set

-		
Accumulator		Timer/Counter
Mnemonic	Description	Bytes Cycles
ADD A, R	Add register to A	1 T A VIDM
ADD A, @R	Add data memory to A	1 A,T VOM
ADD A, # data	Add immediate to A	2 1 2 2
ADDC A, R	Add register with carry	STRT CNIT
ADDC A, @R	Add data memory	STEP TONT
1 1	with carry aldsna	EN TONTS
ADDC A, # data	Add immediate	2 2
	with carry and eldiseid	DIS TCNTI
ANL A, R	And register to A	1 1
ANL A, @R	And data memory to A	1 1
ANL A, # data	And immediate to A	2 2
ORL A, R	Or register to A	
ORL A @R	Or data memory to A	ninomenia .
ORL A, # data	Or immediate to A	2 2
XRL A, R	Exclusive or register to A	1 1
XRL A, @R	Exclusive or data memory to A	1 1 08FLER
XRL, A, # data	Exclusive or	2 188238
INCA	Increment A	SEL MBO
DECA	Decrement A	
CLRA	Clear A	ENTO CLK
CPL A	Complement A	_11
DAA	Decimal adjust A	1 1
SWAP A	Swap nibbles of A	1 pinomini0
RLA	Rotate A left	1 900
RLCA	Rotate A left	1 1/01
	through carry	NAME AND ADDRESS OF THE OWNER,
RR A	Rotate A right	1 1
RRC A	Rotate A right through carry	1 1

Input/Output			
Mnemonic	Description	Bytes	Cycles
IN A, P	Input port to A	1	2
OUTL P, A	Output A to port	1	2
ANL P, # data	And immediate to port	2	2
ORL P, # data	Or immediate to port	2	2
INS A, BUS	Input BUS to A	1	2
OUTL BUS, A	Output A to BUS	1	2
ANL BUS, # data	And immediate to BUS	2	2
ORL BUS, # data	Or immediate to BUS	2	2
MOVD A, P	Input expander port to A	Mexim	2
MOVD P, A	Output A to expander port		28280 111 bns
ANLD P, A	And A to expander port	ontitio	0 12 10
ORLD P, A	Or A to expander port	settor	lan2ita

Registers		sevo	
Mnemonic	Description 100000	Bytes	Cycles
INCR	Increment register	18	A VPM
INC @R	Increment data memory	79	A VPM
DECR	Decrement register	1 stsb #	A VOM

Branch	Move A to data	
Mnemonic	Description	Bytes Cycles
JMP addr	Jump unconditional	2 2
JMPP @A	Jump indirect	stab 1 .Ale V2 M
DJNZ R, addr	Decrement register and skip	2 2 A VON
JC addr	Jump on carry = 1	2 12 2
JNC addr	Jump on carry = 0	2 A A 200
JZ addr	Jump on A zero	2 2
JNZ addr	Jump on A not zero	2 . A 2
JT0 addr	Jump on T0 = 1	2 2
JNT0 addr	Jump on T0 = 0	2 2 2
JT1 addr	Jump on T1 = 1	2 A X 2
JNT1 addr	Jump on T1 = 0	2 2
JF0 addr	Jump on F0 = 1	42 9 8 X 20 M
JF1 addr	Jump on F1 = 1	2 2
JTF addr	Jump on timer flag	2 2
JNI addr	Jump on INT = 0	2 2
JBb addr	Jump on accumulator bit	2 2

Subroutine			
Mnemonic	Description	Bytes	Cycles
CALL addr	Jump to subroutine	2	2
RET	Return	1	2
RETR	Return and restore status	1	2

Flags			
Mnemonic	Description	Bytes	Cycles
CLRC	Clear carry	1	1
CPL C	Complement carry	1	1
CLR F0	Clear flag 0	1	1
CPL F0	Complement flag 0	XAM BT	nadsa
CLR F1	Clear flag 1	1	1
CPL F1		Tempera	tnejdm
to +150°C	0.69 810		egeror
	in With Respect		
	On Any Pin		
924H C F		anthacies	EL SEMIO



#### Table 2. Instruction Set (Continued)

Data Moves			
Mnemonic	Description description	Byte	s Cycles
MOV A, R	Move register to A	1	FI JUIL
MOV A, @R	Move data memory to A	1	HUL OR
MOV A, # data	Move immediate to A	2	2
MOV R, A	Move A to register	1	1
MOV @R, A	Move A to data memory	1	Brittich
MOV R, # data	Move immediate to register		Mrg moni
MOV @R, # data	Move immediate to data memory		A SULO
MOV A, PSW	Move PSW to A	1	1
MOV PSW, A	Move A to PSW	1	abbal OL
XCH A, R	Exchange A and register	1	JNE adde
XCH A, @R	Exchange A and data memory	1	ibbs 1ML
XCHD A, @R	Exchange nibble of A and register	1	JTQ addr JNT0 add
MOVX A, @R	Move external data memory to A	1	bbs TIMU
MOVX @R, A	Move A to external data memory	1	JFCsaddr
MOVP A, @A	Move to A from	1	10bs 2171
MOVP3 A, @A	current page Move to A from page 3	1	abbs 281

Timer/Counter		
Mnemonic	Description liquidad	Bytes Cycles
MOV A, T	Read timer/counter	1 H A CODA
MOV T, A	Load timer/counter	ACID A. @It
STRTT	Start timer and bbA	ADD A. # data
STRT CNT	Start counter	ADDO A, R
STOP TCNT	Stop timer/counter	ADDC A, (IR
EN TCNTI	Enable timer/counter interrupt	ADDC A, # data
DIS TCNTI	Disable timer/counter interrupt	AMLA.R

Control	Or register to A	R.A.JRC
Mnemonic	Description Malab 10	Bytes Cycles
ENI	Enable external interrupt	OPP A, # deta
DISI	Disable external interrupt	1 86 A JR
SEL RB0	Select register bank 0	1 1
SEL RB1	Select register bank 1	stqb # A (18)
SEL MB0	Select memory bank 0	1 1,
SEL MB1	Select memory bank 1	1 1
ENTO CLK	Enable clock output on T0	1 AALS

Mnemon NOP IDL	ilc i	No operation Select Idle Operation	Bytes 1 1	Cycles 1 A 1
		fripin A etalofi		ARR

### **ABSOLUTE MAXIMUM RATINGS\***


Bytes Cycles

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage On Any Pin With Respect
to Ground0.5V to Vcc+1V
Maximum Voltage On Any Pin
With Respect to Ground
Power Dissipation 1.0 Watt

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

OUTL BUS, A Output A to BUS

Minemonic



D.C. CHARACTERISTICS: (TA = 0°C to 70°C;  $V_{CC} = V_{DD} = 5V \pm 20\%; |V_{CC} - V_{DD}| \le 1.5V; V_{SS} = 0V)$ 

NA LE	A A C 1 S (FIGA - 100 A) W (12 - AC - 10	11,00	imits	3	A.17	
Symbol	Parameter M 1	Min	Тур	Max	Unit	Test Conditions
VIL	Input Low Voltage (All Except X1, RESET)	(85 )		.18 VCC	1V	Symbol Para
VIL1	Input Low Voltage X1, RESET	-5		.13 V <sub>CC</sub>	V	LI Clock Period
VIH	Input High Voltage (All Except XTAL1, RESET)	0.2 VCC + 1.2		Vcc	V	AL Addi Setup to Al
VIH1	Input High Voltage (X1, RESET)	.7 VCC		VCC	٧	CA AGDI MOID IFOR A
VOL	Output Low Voltage (BUS)	ODY-16.V		.6	٧	I <sub>OL</sub> = 2.0 mA
V <sub>OL1</sub>	Output Low Voltage (RD, WR, PSEN, ALE)	8,51-200		.6	٧	I <sub>OL</sub> = 1.8 mA
VOL2	Output Low Voltage (PROG)	66-1		.6	VA	IOL = 1.0 mA
V <sub>OL3</sub>	Output Low Voltage (All Other Outputs)	1.5t-30		.6	V	I <sub>OL</sub> = 1.6 mA
VOH	Output High Voltage (BUS)	.75 VCC			V	$I_{OH} = -400  \mu A$
V <sub>OH1</sub>	Output High Voltage (RD, WR, PSEN, ALE)	.75 VCC			V	IOH = -100 μA
VOH2	Output High Voltage (All Other Outputs)	2.4		(V)	V	$\begin{array}{c} I_{OH} = -40 \ \mu A \\ I_{OH} = -20 \ \mu A \end{array}$
IL1	Input Leakage Current (T1, INT, EA)	-04-fS		±5	μΑ	VSS ≤ VIN ≤ VCC
ILI1	Input Leakage Current (P10–P17, P20–P27, SS)	.5t-40 3t-75		-500	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
ILO	Output Leakage Current (BUS, TO) (High Impedance State)	1.51-75		±5	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
ILR	Input Leakage Current (RESET)	-10	and the same	-300	μΑ	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>IH1</sub>
IPD	Power Down Standby Current	U1 - 241		2	μΑ	V <sub>DD</sub> = 2.0V RESET ≤ V

Icc Active Current (mA)

-00	the same of the sa	(-11)	
Vcc	4V	5V	6V
1 MHz	2.5	3.3	4.0
6 MHz	5	6.8	8.5
11 MHz	9	12	15

ICC Idle Current (mA)

VCC bis	4V	5V	6V
1 MHz	1.7	2.0	2.2
6 MHz	2	30	4
11 MHz	3.5	4.8	6

#### Absolute Maximum Unloaded Current

# **ICC Test Conditions:**

ICC Active
All outputs disconnected
T1, INT, SS, T0 connected to HIGH (VIH)
EA, RST connected to LOW (VIL)
XTAL1 External Drive
Rise Time = 10 ns, Fall Time = 10 ns

XTAL2 No connection
VIH = VCC = 0.5V
VIL = VSS + 0.5V

ICC Idle

All outputs disconnected
XTAL1 External Drive
Rise Time = 10 ns, Fall Time = 10 ns
XTAL2 No connection

 $\begin{array}{l} V_{IH} = V_{CC} - 0.5V \\ V_{IL} = V_{SS} + 0.5V \end{array}$ 



# **A.C. CHARACTERISTICS:** $(T_A = 0^{\circ} C \text{ to } 70^{\circ} C; V_{CC} = V_{DD} = 5V \pm 20\%; |V_{CC} - V_{DD}| \le 1.5V; V_{SS} = 0V)$

eno	p Max Unit Test Condit	f (t)	11 MHz ioms		Per	Conditions	
Symbol	Parameter OOV, 81.	(Note 3)	Min	Maxep	Unit	(Note 1)	
t	Clock Period	1/xtal freq	90.9	1000	ns	(Note 3)	
tLL	ALE Pulse Width	3.5t-170	150	ge XI, Hi	ns	Indui   171,	
tAL	Addr Setup to ALE	2t-110	70	198	ns	(Note 2)	
tLA	Addr Hold from ALE	t-40	50	i evi en	ns	Interest Person	
tCC1	Control Pulse Width (RD, WR)	7.5t-200	480	PIJA onei	ns ns	assO in	
tCC2	Control Pulse Width (PSEN)	6t-200	350	onal	ns	atuO > 10	
tDW	Data Setup before WR	6.5t-200	390	(BLA,	ns	(,OR)	
twD	Data Hold after WR	t-50	40 (8)	age (PR	oV ns.11	OL2 Outpu	
tDR	Data Hold (RD, PSEN)	1.5t-30	0	11000	oV ns.11	OLS Outpu	
t <sub>RD1</sub>	RD to Data in	6t-170		350	ns	() (IA)	
t <sub>RD2</sub>	PSEN to Data in	4.5t-170	(0	190	ns	dino HO	
t <sub>AW</sub>	Addr Setup to WR	5t-150	300	9gsi	ns	OH1 OHO	
t <sub>AD1</sub>	Addr Setup to Data (RD)	10.5t-220		730	ns	ortuo auro	
t <sub>AD2</sub>	Addr Setup to Data (PSEN)	7.5t-220		460	ns	O IIA)	
tAFC1	Addr Float to RD, WR	2t-40	140	T) InenuC	ense	(Note 2)	
tAFC2	Addr Float to PSEN	.5t-40	10	Jument	enns	(Note 2)	
tLAFC1	ALE to Control (RD, WR)	3t-75	200	-927, 58	ns	-014)	
tLAFC2	ALE to Control (PSEN)	1.5t-75	60	Current of	ns	19/60   0.	
tCA1	Control to ALE (RD, WR, PROG)	t-65	25	51 100000	ns	Fund -	
tCA2	Control to ALE (PSEN)	4t-70	290	of will no	ns	Number of the second	
tCP	Port Control Setup to PROG	1.5t-80	50	and Committee	ns		
tPC	Port Control Hold to PROG	4t-260	100	n) menus	ns	01	
tPR	PROG to P2 Input Valid	8.5t-120	V	650	ns	90V	
tpF	Input Data Hold from PROG	1.5t	0	140	ns	ZHN F	
tDP	Output Data Setup	6t-290	250	3	ns	6 Mariz	
tPD	Output Data Hold	1.5t-90	40		ns	11 MHZ	
tpp	PROG Pulse Width Memo beloo	10.5t-250	700		ns		
tpL	Port 2 I/O Setup to ALE	4t-200	160		ns	noO lesT c	
tLP	Port 2 I/O Hold to ALE	1.5t-120	15		ns	aviioA -	
tpv	Port Output from ALEncoalb aluquid	4.5t+100		510	bensing	outputs disco	
toprr	To Rep Rate	3t	270	OVA MA	ns	DIT SS, TO	
tCY	Cycle Time noticeance of S.I.	17x 15t	1.36	15.0	μSind	AL1 External	

#### Notes


<sup>1.</sup> Control Outputs CL = 80pF BUS Outputs CL = 150pF

<sup>2.</sup> BUS High Impedance Load 20pF


<sup>3.</sup> f(t) assumes 50% duty cycle on X1, X2. Max clock period is for a 1 MHz crystal input.




#### **WAVEFORMS**



#### **PORT 1/PORT 2 TIMING**





# CHAPTER 16 THE RUPI™-44 FAMILY: MICROCONTROLLER WITH ON-CHIP COMMUNICATION CONTROLLER

#### 16.0 INTRODUCTION

The RUPI-44 family is designed for applications requiring local intelligence at remote nodes, and communication capability among these distributed nodes. The RUPI-44 integrates onto a single chip Intel's highest performance microcontroller, the 8051-core, with an intelligent and high performance Serial communication controller, called the Serial Interface Unit, or SIU. See Figure 16-1. This dual controller architecture allows complex control and high speed data communication functions to be realized cost effectively.

The RUPI-44 family consists of three pin compatible parts:

- 8344-8051 Microcontroller with SIU
- 8044—An 8344 with 4K bytes of on-chip ROM program memory.
- 8744—An 8344 with 4K bytes of on-chip EPROM program memory.

#### 16.1 ARCHITECTURE OVERVIEW

The 8044's dual controller architecture enables the RUPI to perform complex control tasks and high speed communication in a distributed network environment.

The 8044 microcontroller is the 8051-core, and maintains complete software compatibility with it. The microcontroller contains a powerful CPU with on-chip peripherals, making it capable of serving sophisticated

real-time control applications such as instrumentation, industrial control, and intelligent computer peripherals. The microcontroller features on-chip peripherals such as two 16-bit timer/counters and 5 source interrupt capability with programmable priority levels. The microcontroller's high performance CPU executes most instructions in 1 microsecond, and can perform an'8 × 8 multiply in 4 microseconds. The CPU features a Boolean processor that can perform operations on 256 directly addressable bits. 192 bytes of on-chip data RAM can be extended to 64K bytes externally. 4K bytes of on-chip program ROM can be extended to 64K bytes externally. The CPU and SIU run concurrently. See Figure 16-2.

The SIU is designed to perform serial communications with little or no CPU involvement. The SIU supports data rates up to 2.4Mbps, externally clocked, and 375K bps self clocked (i.e., the data clock is recovered by an on-chip digital phase locked loop). SIU hardware supports the HDLC/SDLC protocol: zero bit insertion/deletion, address recognition, cyclic redundancy check, and frame number sequence check are automatically performed.

The SIU's Auto mode greatly reduces communication software overhead. The AUTO mode supports the SDLC Normal Response Mode, by performing secondary station responses in hardware without any CPU involvement. The Auto mode's interrupt control and frame sequence numbering capability eliminates software overhead normally required in conventional systems. By using the Auto mode, the CPU is free to concentrate on real time control of the application.




Figure 16-1. RUPI™-44 Dual Controller Architecture




Figure 16-2. Simplified 8044 Block Diagram

#### 16.2 THE HDLC/SDLC PROTOCOLS

#### 16.2.1 HDLC/SDLC Advantages over Async

The High Level Data Link Control, HDLC, is a standard communication link control established by the International Standards Organization (ISO). SDLC is a subset of HDLC.

HDLC and SDLC are both well recognized standard serial protocols. The Synchronous Data Link Control, SDLC, is an IBM standard communication protocol. IBM originally developed SDLC to provide efficient, reliable and simple communication between terminals and computers. and the not (about variables A als

The major advantages of SDLC/HDLC over Asynchronous communications protocol (Async):

SIMPLE:

Data Transparency

EFFICIENT: Well Defined Message-Level

Operation

RELIABLE:

Frame Check Sequence and Frame Numbering

The SDLC reduces system complexity. HDLC/SDLC are "data transparent" protocols. Data transparency means that an arbitrary data stream can be sent without concern that some of data could be mistaken for a protocol controller. Data transparency relieves the communication controller having to detect special characters.

SDLC/HDLC provides more data throughout than Async. SDLC/HDLC runs at Message-level Operation which transmits multiple bytes within the frame. Whereas Async is based on character-level operation. Async transmits or receives a character at a time. Since Async requires start and stop bits in every transmission, there is a considerable waste of overhead compared to SDLC/HDLC.




Figure 16-3. RUPI™-44 Supported Network Configurations

Due to SDLC/HDLC's well delineated field (see Figure 16-4) the CPU does not have to interpret character by character to determine control field and information field. In the case of Async, CPU must look at each character to interpret what it means. The practical advantage of such feature is straight forward use of DMA for information transfer.

In addition, SDLC/HDLC further improves Data throughput using implied Acknowledgement of transferred information. A station using SDLC/HDLC may acknowledge previously received information while transmitting different information in the same frame. In addition, up to 7 messages may be outstanding before an acknowledgement is required.

The HDLC/SDLC protocol can be used to realize reliable data links. Reliable Data transmission is ensured at the bit level by sending a frame check sequence, cyclic redundancy checking, within the frame. Reliable frame transmission is ensured by sending a frame number identification with each frame. This means that a receiver can sequentially count received frames and at any time infer what the number of the next frame to be received should be. More important, it provides a means for the receiver to identify to the sender some particular frame that it wishes to have resent because of errors.

#### 16.2.2 HDLC/SDLC Networks

In both the HDLC and SDLC line protocols a (Master) primary station controls the overall network (data link) and issues commands to the secondary (Slave) stations. The latter complies with instructions and responds by sending appropriate responses. Whenever a transmitting station must end transmission prematurely, it sends an abort character. Upon detecting an abort character, a receiving station ignores the transmission block called a frame.

RUPI-44 supported HDLC/SDLC network configurations are point to point (half duplex) multipoint (half duplex), and loop. In the loop configuration the stations themselves act as repeaters, so that long links can be easily realized, see Figure 16-3.

# 16.2.3 Frames A 3 102 3 104 15 at

An HDLC/SDLC frame consists of five basic fields: Flag, Address, Control, Data and Error Detection. A frame is bounded by flags—opening and closing flags. An address field is 8 bits wide in SDLC, extendable to 2 or more bytes in HDLC. The control field is also 8 bits wide, extendable to two bytes in HDLC. The SDLC data field or information field may be any number of bytes. The HDLC data field may or may not be on an 8 bit boundary. A powerful error detection code called Frame Check Sequence contains the calculated CRC (Cycle Redundancy Code) for all the bits between the flags. See Figure 16-4.

In HDLC and SDLC are three types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Nonsequenced Frame is used for initialization and control of the secondary stations.

For a more detailed discussion of higher level protocol functions interested readers may refer to the references listed in Section 16.2.6.

#### 16.2.4 Zero Bit Insertion

In data communications, it is desirable to transmit data which can be of arbitrary content. Arbitrary data transmission requires that the data field cannot contain characters which are defined to assist the transmission protocol (like opening flag in HDLC/SDLC communications). This property is referred to as "data transparency". In HDLC/SDLC, this code transparency is made possible by Zero Bit Insertion (ZBI).

The flag has a unique binary bit pattern: 01111110 (7E HEX). To eliminate the possibility of the data field containing a 7E HEX pattern, a bit stuffing technique

OPENING FLAG	ADDRESS FIELD	CONTROL	INFORMATION	FRAME CHECK SEQUENCE (FCS)	CLOSING
01111110	8 BITS	8 BITS	VARIABLE LENGTH (ONLY IN I FRAMES)	16 BITS	0111111
		- Lancinson -	the same of the sa		

Figure 16-4. Frame Format



called Zero Bit Insertion is used. This technique specifies that during transmission, a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1's. This will ensure that no pattern of 0 1 1 1 1 1 1 0 is ever transmitted between flags. On the receiving side, after receiving the flag, the receiver hardware automatically deletes any 0 following five consecutive 1's. The 8044 performs zero bit insertion and deletion automatically.

#### 16.2.5 Non-return to Zero Inverted (NR21)

NRZI is a method of clock and data encoding that is well suited to the HDLC/SDLC protocol. It allows HDLC/SDLC protocols to be used with low cost asynchronous modems. NRZI coding is done at the transmitter to enable clock recovery from the data at the receiver terminal by using standard digital phase locked loop (DPLL) techniques. NRZI coding specifies that the signal condition does not change for transmitting a 1, while an 0 causes a change of state. NRZI coding ensures that an active data line will have a transition at least every 5-bit times (recall Zero Bit Insertion), while contiguous 0's will cause a change of state. Thus, ZBI and NRZI encoding makes it possible for the 8044's onchip DPLL to recover a receive clock (from received data) synchronized to the received data and at the same time ensure data transparency.

#### 16.2.6 References

- IBM Synchronous Data Link Control General Information GA27-3093-2 File No. GENL-09.
- Standard Network Access Protocol Specification, DATA PAC Trans-Canada Telephone System CCG111.
- IBM 3650 Retail Store System Loop Interface OEM Information, IBM, GA27-3098-0
- 4. Guidebook to Data Communications, Training Manual, Hewlett-Packard 5955-1715
- "Serial Backplane Suits Multiprocessor Architectures", Mike Webb, Computer Design, July 1984, p. 85-96.
- "Serial Bus Simplifies Distributed Control", P.D. MacWilliams, Control Engineering, June 1984, p. 101-104.
- 7. "Chips Support Two Local Area Networks", Bob Dahlberg, Computer Design, May 1984, p. 107-114.
- 8. "Build a VLSI-based Workstation for the Ethernet Environment", Mike Webb, EDN, 23 February 1984, p. 297-307.
- 9. "Networking With the 8044", Young Sohn & Charles Gopen, Digital Design, May 1984, p. 136-137.

#### 16.3 RUPI™-44 DESIGN SUPPORT

# 16.3.1 Design Tool Support

A critical design consideration is time to market. Intel provides a sophisticated set of design tools to speed hardware and software development time of 8044 based products. These include ICE-44, ASM-51, PL/M-51, and EMV-44.



Figure 16-5. RUPI™-44 Development Support
Configuration Intellec® System,
ICE™-44 Buffer Box, and ICE-44
Module Plugged into a User
Prototype Board.

A primary tool is the 8044 In Circuit Emulator, called ICE-44. See Figure 16-5. In conjunction with Intel's Intellec® Microprocessor Development System, the ICE-44 emulator allows hardware and software development to proceed interactively. This approach is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-44 module, prototype hardware can be added to the system as it is designed. Software and hardware integration occurs while the product is being developed.

The ICE-44 emulator assists four stages of development:

#### 1) Software Debugging

It can be operated without being connected to the user's system before any of the user's hardware is available. In this stage ICE-44 debugging capabilities can be used in conjunction with the Intellec text edi-

tor and 8044 macroassembler to facilitate program development.

#### 2) Hardware Development

The ICE-44 module's precise emulation characteristics and full-speed program RAM make it a valuable tool for debugging hardware, including the time-critical SDLC serial port, parallel port, and timer interfaces.

#### 3) System Integration

Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8044 socket. As each section of the user's hardware is completed, it is added to the prototype. Thus, each section of the hardware and software is system tested in real-time operation as it becomes available.

#### 4) System Test

When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-44 module is then used for real-time emulation of the 8044 to debug the system as a completed unit.

The final product verification test may be performed using the 8744 EPROM version of the 8044 microcomputer. Thus, the ICE-44 module provides the user with the ability to debug a prototype or production system at any stage in its development.

A conversion kit, ICE-44 CON, is available to upgrade an ICE-51 module to ICE-44.

Intel's ASM-51 Assembler supports the 8044 special function registers and assembly program development. PL/M-51 provides designers with a high level language for the 8044. Programming in PL/M can greatly reduce development time, and ensure quick time to market.

These tools have recently been expanded with the addition of the EMV-44CON. This conversion kit allows you to convert an EMV-51 into an EMV-44 emulation vehicle. The resultant low cost emulator is design for use

with an iPDS Personal Development System, which also supports the ASM-51 assembler and PL/M-51. See Figure 16-6.



Figure 16-6. RUPI-44 IPDS Personal Development System, EMV-44 Buffer Box, and EMV-44 Module Plugged into a User Prototype Board.

Emulation support is similar to the ICE-44 with support for Software and Hardware Development, System Integration, and System Test. The iPDS's rugged portability and ease of use also make it an ideal system for production tests and field service of your finished design. In addition, the iPDS offers EPROM programming module for the 8744, and direct communications with the 8044-based BITBUS via an optional iSBX344 distributed control module.

#### 16.3.2 8051 Workshop

Intel provides 8051 training to its customers through the 5-day 8051 workshop. Familiarity with the 8051 and 8044 is achieved through a combination of lecture and laboratory exercises.

For designers not familiar with the 8051, the workshop is an effective way to become proficient with the 8051 architecture and capabilities.

# CHAPTER 17 8044 ARCHITECTURE

#### 17.0 GENERAL

The 8044 is based on the 8051 core. The 8044 replaces the 8051's serial port with an intelligent HDLC/SDLC controller called the Serial Interface or SIU. Thus the differences between the two result from the 8044's increased on-chip RAM (192 bytes) and additional special function registers necessary to control the SIU. Aside from the increased memory, the SIU itself, and differences in 5 pins (for the serial port), the 8044 and 8051 are compatible.

This chapter describes the differences between the 8044 and 8051. Information pertaining to the 8051 core, eg. instruction set, port operation, EPROM programming, etc. is located in the 8051 sections of this manual.

A block diagram of the 8044 is shown in Figure 17-1 The pinpoint is shown on the inside front cover.

#### 17.1 MEMORY ORGANIZATION OVERVIEW

The 8044 maintains separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64K bytes long, of which the lowest 4K bytes are in the on-chip ROM.

If the  $\overline{EA}$  pin is held high, the 8044 executes out of internal ROM unless the Program Counter exceeds 0FFFH. Fetches from locations 1000H through FFFFH are directed to external Program Memory.

If the  $\overline{EA}$  pin is held low, the 8044 fetches all instructions from external Program Memory.

The Data Memory consists of 192 bytes of on-chip RAM, plus 35 Special Function Registers, in addition to which the device is capable of accessing up to 64K bytes of external data memory.

The Program Memory uses 16-bit addresses. The external Data Memory can use either 8-bit or 16-bit addresses. The internal Data Memory uses 8-bit addresses, which provide a 256-location address space. The lower 192 addresses access the on-chip RAM. The Special Function Registers occupy various locations in the upper 128 bytes of the same address space.

The lowest 32 bytes in the internal RAM (locations 00 through 1FH) are divided into 4 banks of registers, each bank consisting of 8 bytes. Any one of these banks can be selected to be the "working registers" of the CPU, and can be accessed by a 3-bit address in the same byte as the opcode of an instruction. Thus, a large number of instructions are one-byte instructions.

The next higher 16 bytes of the internal RAM (locations 20H through 2FH) have individually addressable bits. These are provided for use as software flags or for one-bit (Boolean) processing. This bit-addressing capability is an important feature of the 8044. In addition to the 128 individually addressable bits in RAM, twelve of the Special Function Registers also have individually addressable bits.

A memory map is shown in Figure 17-2.


#### 17.1.1 Special Function Registers

The Special Function Registers are as follows:

*	ACC	Accumulator (A Register)
*	The state of the s	B Register
*	PSW	Program Status Word
	SP	Stack Pointer
	DPTR	Data Pointer (consisting of DPH
		AND DPL)
*	PO	Port 0
*	P1	Port 1
*	P2	Port 2
*	P3	Port 3
*	IP a	Interrupt Priority
*	IE .	Interrupt Enable
	TMOD	Timer/Counter Mode
*	TCON	Timer/Counter Control
	TH0	Timer/Counter 0 (high byte)
	TLO	Timer/Counter 0 (low byte)
	THI	Timer/Counter 1 (high byte)
	TL1	Timer/Counter 1 (low byte)
	SMD	Serial Mode
*	STS	Status/Command
*	NSNR	Send/Receive Count
	STAD	Station Address
	TBS	Transmit Buffer Start Address
	TBL	Transmit Buffer Length
A	TCB	Transmit Control Byte
	RBS	Receive Buffer Start Address
	RBL	Receive Buffer Length
	RFL	Received Field Length
	RCB	Received Control Byte
	DMA CNT	DMA Count
	FIFO	FIFO (three bytes)
	SIUST	SIU State Counter
	PCON	Power Control

The registers marked with \* are both byte- and bitaddressable.

CSC & TIMING 1-5.0 PROGRAM INTERRUPT INT1 Figure 17-1 RUPI™ Block Diagram RD, WR T0, T1 ADR/I/O PORT PORT 2 **⊅** P3 ADDR/DATA/I/O



dispage 22015ba yaomoM ataQ lang Figure 17-2. RUPI™-44 Memory Map

#### **Stack Pointer**

The Stack Pointer is 8 bits wide. The stack can reside anywhere in the 192 bytes of on-chip RAM. When the 8044 is reset, the stack pointer is initialized to 07H. When executing a PUSH or a CALL, the stack pointer is incremented before data is stored, so the stack would begin at location 08H.

#### 17.1.2 Interrupt Control Registers

The Interrupt Request Flags are as listed below:


Source	Request Flag	Location
External Interrupt 0	$\overline{\text{INT0}}$ , if IT0 = 0 IE0, if IT0 = 1	P3.2 TCON.1
Timer 0 Overflow	TF0 no benimil at	TCON.5
External Interrupt 1	IF1 if $IT1 = 1$	P3.3 TCON.3
Timer 1 Overflow	TF1 lagratul to a	
Serial Interface Unit		

External Interrupt control bits ITO and IT1 are in TCON.0 and TCON.2, respectively. Reset leaves all flags inactive, with IT0 and IT1 cleared.

All the interrupt flags can be set or cleared by software, with the same effect as by hardware.

The Enable and Priority Control Registers are shown below. All of these control bits are set or cleared by software. All are cleared by reset.

#### IE: Interrupt Enable Register (bit-addressable)



#### where:

• EA disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.

ES	enables or disabl			
	face Unit interrup			
	rial Interface	Unit	interrupt	18
	disabled.			

- ET1 enables or disables the Timer 1 Overflow interrupt. If ET1 = 0, the Timer 1 interrupt is disabled.
- EX1 enables or disables External Interrupt
   1. If EX1 = 0, External Interrupt 1 is disabled.
- ETO enables or disables the Timer 0 Overflow interrupt. If ETO = 0, the Timer 0 interrupt is disabled.

#### IP: Interrupt Priority Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
	X	X	X	PS	PT1	PX1	PT0	PX0

#### where:

- PS defines the Serial Interface Unit interrupt priority level. PS = 1 programs it to the higher priority level.
- PT1 defines the Timer 1 interrupt priority level. PT1 = 1 programs it to the higher priority level.
- PX1 defines the External Interrupt 1 priority level. PX1 = 1 programs it to the higher priority level.
- PTO defines the Timer 0 interrupt priority level. PTO = 1 programs it to the higher priority level.
  - PX0 defines the External Interrupt 0 priority level. PX0 = 1 programs it to the higher priority level.

#### 17.2 Memory Organization Details

In the 8044 family the memory is organized over three address spaces and the program counter. The memory spaces shown in Figure 18-2 are the:

- · 64K-byte Program Memory address space
- 64K-byte External Data Memory address space
- 320-byte Internal Data Memory address space

The 16-bit Program Counter register provides the 8044 with its 64K addressing capabilities. The Program Counter allows the user to execute calls and branches to

any location within the Program Memory space. There are no instructions that permit program execution to move from the Program Memory space to any of the data memory spaces.

In the 8044 and 8744 the lower 4K of the 64K Program Memory address space is filled by internal ROM and EPROM, respectively. By tying the EA pin high, the processor can be forced to fetch from the internal ROM/EPROM for Program Memory addresses 0 through 4K. Bus expansion for accessing Program Memory beyond 4K is automatic since external instruction fetches occur automatically when the Program Counter increases above 4095. If the EA pin is tied low all Program Memory fetches are from external memory. The execution speed of the 8044 is the same regardless of whether fetches are from internal or external Program Memory. If all program storage is on-chip, byte location 4095 should be left vacant to prevent an undesired prefetch from external Program Memory address 4096.

Certain locations in Program Memory are reserved for specific programs. Locations 0000 through 0002 are reserved for the initialization program. Following reset, the CPU always begins execution at location 0000. Locations 0003 through 0042 are reserved for the five interrupt-request service programs. Each resource that can request an interrupt requires that its service program be stored at its reserved location.

The 64K-byte External Data Memory address space is automatically accessed when the MOVX instruction is executed.

Functionally the Internal Data Memory is the most flexible of the address spaces. The Internal Data Memory space is subdivided into a 256-byte Internal Data RAM address space and a 128-byte Special Function Register address space as shown in Figure 17-3.

The Internal Data RAM address space is 0 to 255. Four 8-Register Banks occupy locations 0 through 31. The stack can be located anywhere in the Internal Data RAM address space. In addition, 128 bit locations of the on-chip RAM are accessible through Direct Addressing. These bits reside in Internal Data RAM at byte locations 32 through 47. Currently locations 0 through 191 of the Internal Data RAM address space are filled with on-chip RAM.

The stack depth is limited only by the available Internal Data RAM, thanks to an 8-bit reloadable Stack Pointer. The stack is used for storing the Program Counter during subroutine calls and may be used for passing parameters. Any byte of Internal Data RAM or Special Function Register accessible through Direct Addressing can be pushed/popped.




Figure 17-3 . Internal Data Memory Address Space

The Special Function Register address space is 128 to 255. All registers except the Program Counter and the four 8-Register Banks reside here. Memory mapping the Special Function Registers allows them to be accessed as easily as internal RAM. As such, they can be operated on by most instructions. In the overlapping memory space (address 128-191), indirect addressing is used to access RAM, and direct addressing is used to access the SFR's. The SFR's at addresses 192-255 are also accessed using direct addressing. The Special Function Registers are listed in Figure 17-4. Their mapping in the Special Function Register address space is shown in Figures 17-5 and 17-6.

Performing a read from a location of the Internal Data memory where neither a byte of Internal Data RAM (i.e., RAM addresses 192-255) nor a Special Function Register exists will access data of indeterminable value.

Architecturally, each memory space is a linear sequence of 8-bit wide bytes. By Intel convention the storage of multi-byte address and data operands in program and data memories is the least significant byte at the low-order address and the most significant byte at the high-order address. Within byte X, the most significant bit is

ARITHMETIC REGISTERS: Accumulator\*, B register\*, **Progam Status Word\*** POINTERS: Stack Pointer, Data Pointer (high & PARALLEL I/O PORTS: Port 3\*, Port 2\*, Port 1\*, Port 0\* INTERRUPT SYSTEM: Interrupt Priority Control\*, Interrupt Enable Control\* TIMERS: Timer MODe, Timer CONtrol\*, Timer 1 (high & low), Timer 0 (high & low) SERIAL INTERFACE UNIT: Transmit Buffer Start. Transmit Buffer Length, Transmit Control Byte, Send Count Receive Count\* DMA Count, **Station Address** Receive Field Length **Receive Buffer Start** Receive Buffer Length Receive Control Byte, Serial Mode, Status Register.\* \* Bits in these registers are bit addressable.

Figure 17-4. Special Function Registers

represented by X.7 while the least significant bit is X.0. Any deviation from these conventions will be explicitly stated in the text.

#### 17.2.1 Operand Addressing

There are five methods of addressing source operands. They are Register Addressing, Direct Addressing, Register-Indirect Addressing, Immediate Addressing and Base-Register-plus Index-Register-Indirect Addressing. The first three of these methods can also be used to address a destination operand. Since operations in the 8044 require 0 (NOP only), 1, 2, 3 or 4 operands, these five addressing methods are used in combinations to provide the 8044 with its 21 addressing modes.

Most instructions have a "destination, source" field that specifies the data type, addressing methods and operands involved. For operations other than moves, the destination operand is also a source operand. For example, in "subtract-with-borrow A, #5" the A register receives the result of the value in register A minus 5, minus C.

Most operations involve operands that are located in Internal Data Memory. The selection of the Program Memory space or External Data Memory space for a

ARITHMETIC REGISTERS: Accumulator\*, B register\*,
Progam Status Word\* Stack Pointer, Data Pointer (high & PARALLEL I/O PORTS: Port 3\*, Port 2\*, Port 1\*, Port 0\*
INTERRUPT SYSTEM: Interrupt Priority Control\*, Interrupt Enable Control\* **TIMERS** Timer Mode, Timer Control\*, Timer 1 (high & low), Timer 0 (high & low) SERIAL INTERFACE UNIT: Serial Mode, Status/Command\*, Send/Receive Count\*, Station Address, Transmit Buffer Start Address, Transmit Buffer Length, Transmit Control Byte, Receive Buffer Start Address, Receive Buffer Length, Receive Field Length Receive Control Byte, DMA Count, FIFO (three bytes). SIU Controller State Counter \* Bits in these registers are bit-addressable

Figure 17-5. Mapping of Special Function Registers

second operand is determined by the operation mnemonic unless it is an immediate operand. The subset of the Internal Data Memory being addressed is determined by the addressing method and address value. For example, the Special Function Registers can be accessed only through Direct Addressing with an address of 128– 255. A summary of the operand addressing methods is shown in Figure 17-6. The following paragraphs describe the five addressing methods.

#### 17.2.2 Register Addressing

Register Addressing permits access to the eight registers (R7-R0) of the selected Register Bank (RB). One of the four 8-Register Banks is selected by a two-bit field in the PSW. The registers may also be accessed through Direct Addressing and Register-Indirect Addressing, since the four Register Banks are mapped into the lowest 32 bytes of Internal Data RAM as shown in Figures 17-9 and 17-10. Other Internal Data Memory locations that are addressed as registers are A, B, C, AB and DPTR.




Figure 17-6. Mapping of Special Function Registers

			HO						SMD
Direct			HOE	Bit Ad	dress	3			Hardware
Byte								Register	
Address	(MSB	)	HO	J.				(LSB)	Symbol
240	F7	F6	F5	F4	F3	F2	F1	FO	8 GATA
			HO	1					
224	E7	E6	E5	E4	E3	E2	E1	E0	ACC
	NS2	NS1	NS0	SES	NR2	NR1	NRO	-	
216	DF	DE	DD	DC	DB	DA	D9	D8	NSNR
	CY	AC	FO	RS1	RSO	OV		P	
204	D7	D6	D5	D4	D3	D2	D1	D0	PSW 29
	TBF	RE	RTS	SI	BV	CPB	AM	RBP	
200	CF	CE	CD	CC	CB	CA	C9	C8	STS
			THO	PS	PT1	PX1	PTO	PX0	
184	-	_	210	BC	BB	BA	B9	B8	1P
			HO	)					
176	B7	B6	B5	B4	B3	B2	B1	BO	P3
	EA		TIVE	E5	ET1	EX1	ETO	EXO	DMA CN
168	AF	_	100	AC	AB	AA	A9	A8	PHOTE
160	A7	A6	A5	A4	A3	`A2	A1	AO	PEROTE
144	97	96	95	94	93	92	91	90	PIFO319
144	TF1	TR1	TFO	TRO	IE1	IT1	IEO	ITO	1901000 100 10
136	8F	8E	8D	8C	8B	8A	89	88	TCON
136	or	OE	OD	00	OB	OA	69	08	PCON
128	87	86	85	84	83	82	81	80	PO
			is in				NA.	it .no	

Figure 17-7. Special Function Register Bit Address




Figure 17-9. RAM Bit Addresses

- Register Addressing Direct Addressing provides the or - R7-R0
- -A,B,C (bit), AB (two bytes), DPTR (double byte)
- Direct Addressing at bas attested and
- Lower 128 bytes of Internal Data lo gnissorbh RAM
- Special Function Registers
- 128 bits in subset of Special Function Register address space
- Register-Indirect Addressing
  - Internal Data RAM [@R1, @R0, @SP (PUSH and POP only)]
- Least Significant Nibbles in Internal Data RAM (@R1, @R0)
- External Data Memory (@R1, @RO, @DPTR)
- Immediate Addressing
  - Program Memory (in-code constant)
- Base-Register-plus Index-Register-**Indirect Addressing** 
  - Program Memory (@ DPTR + A, @ PC+A)

Figure 17-8. Operand Addressing Methods




Figure 17-10. Addressing Operands in Internal **Data Memory** 

#### 17.2.3 Direct Addressing

Direct Addressing provides the only means of accessing the memory-mapped byte-wide Special Function Registers and memory mapped bits within the Special Function Registers and Internal Data RAM. Direct Addressing of bytes may also be used to access the lower 128 bytes of Internal Data RAM. Direct Addressing of bits gains access to a 128 bit subset of the Internal Data RAM and 128 bit subset of the Special Function Registers as shown in Figures 17-5, 17-6, 17-9, and 17-10.

Register-Indirect Addressing using the content of R1 or R0 in the selected Register Bank, or using the content of the Stack Pointer (PUSH and POP only), addresses the Internal Data RAM. Register-Indirect Addressing is also used for accessing the External Data Memory. In this case, either R1 or R0 in the selected Register Bank may be used for accessing locations within a 256-byte block. The block number can be preselected by the contents of a port. The 16-bit Data Pointer may be used for accessing any location within the full 64K external address space.

#### 17.3 RESET

Reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods) while the oscillator is running. The CPU responds by executing an internal reset. It also configures the ALE and PSEN pins as inputs. (They are quasi-bidirectional.) The internal reset is executed during the second cycle in which RST is high and is repeated every cycle until RST goes low. It leaves the internal registers as follows:

Register	Content
PC	0000Н
A 1000 100	00H
В	оон уучилгэн
PSW	00H
SP	07H
DPTR	0000Н
P0 - P3	0FFH
IP	(XXX00000)
IE	(0XX00000)
TMOD	1 mas 00H
TCON	00Н
TH0	00Н
TLO	00Н
THI ands in internal	00H
TL1	H00 H00

SMD	00H
STS	Direct H00 Address
NSNR	Byte Address (ASB) HOO (LSB)
STAD	ON THE REAL PROPERTY OF THE PARTY OF THE PAR
TBS	00H
TBL	224 EV HOO SO HER NAT WED SOR
TCB	BO GO ACT SO OOH SA YOUR
RBS Was	294 07 06 H00 04 08 02 01 00
RBL and	200 CF CF H00 CC CF CA CF CF CF
RFL	HOO PS PT1 PX1 PT0 PX0
RCB	00H
DMA CN	TAS HOO ES ET EXTENDENT
FIFO1	188 AF - HOO AC AB LAALASIA
FIFO2	160 AY AG HOO AG AS TAS AT AD
FIFO3	OOH
SIUST	OTI DE TTI PER OF OIH SET PET
PCON	(0XXXXXXX)
00	ng I rg   cg   cg   ag   ag   ag   vg   go+

The internal RAM is not affected by reset. When VCC is turned on, the RAM content is indeterminate unless VPD was applied prior to VCC being turned off (see Power Down Operation.)

#### 17.4 RUPI™-44 FAMILY PIN DESCRIPTION

VSS: Circuit ground potential.

VCC: Supply voltage during programming (of the 8744), verification (of the 8044 or 8744), and normal operation.

Port 0: Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory (during which accesses it activates internal pullups). It also outputs instruction bytes during program verification. (External pullups are required during program verification.) Port 0 can sink eight LS TTL inputs.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. It receives the low-order address byte during program verification in the 8044 or 8744. Port 1 can sink/source four LS TTL inputs. It can drive MOS inputs without external pullups.

Two of the Port 1 pins serve alternate functions, as listed below:

Port Pin	Alternate Function
10,11,11	ZINCI MARC I WINCELON

P1.6 RTS (Request to Send). In a non-loop configuration, RTS signals that the 8044 is ready to transmit data.

P1.7 CTS (Clear to Send). In a non-loop configuration, CTS signals to the 8044 that the receiving station is ready to accept data.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. It emits the high-order address byte during accesses to external memory. It also receives the high-order address bits and control signals during program verification in the 8044 or 8744. Port 2 can sink/source four LS TTL inputs. It can drive MOS inputs without external pullups.

**Port 3:** Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 can sink/source four LS TTL inputs. It can drive MOS inputs without external pullups.

Port 3 pins also serve alternate functions, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port in loop configuration). $I/\overline{O}$ (data direction control in non-loop configuration).
P3.1	TXD (serial output port in loop configuration). DATA input/output pin in non-loop configuration.
P3.2	INTO (external interrupt)
P3.3	INT1 (external interrupt)
P3.4	TO (Timer 0 external input)

P3.5 T1 (Timer 1 external input) SCLK (Serial Data Clock Input)
P3.6 WR (external Data Memory write strobe)

RD (external Data Memory read strobe)

RST/VPD: A high level on this pin for two machine cycles while the oscillator is running resets the device. An

P3.7

internal pulldown permits Power-On reset using only a capacitor connected to VCC.

ALE/PROG: Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated though for this purpose at a constant rate of 1/6 the oscillator frequency even when external memory is not being accessed. Consequently it can be used for external clocking or timing purposes. (However, one ALE pulse is skipped during each access to external Data Memory.) This pin is also the program pulse input (PROG) during EPROM programming.

PSEN: Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory two activations of PSEN are skipped during each access to external Data Memory.) PSEN is not activated during fetches from internal Program Memory.

**EA/VPP:** When EA is held high the CPU executes out of internal Program Memory (unless the Program Counter exceeds (0FFFH). When EA is held low the CPU executes only out of external Program Memory. In the 8344, EA must be externally wired low. In the 8744, this pin also receives the 21V programming supply voltage (VPP) during EPROM programming.

**XTAL1:** Input to the inverting amplifier that forms the oscillator. Should be grounded when an external oscillator is used.

**XTAL2:** Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used.

CTS (Clear to Send). In a non-loop configuration, CTS signals to the 8044 that the receiving station is ready to accept data.

Part 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. It emits the high-order address byte during accesses to external memory. It also receives the high-order address bits and control signals during program verification in the 8044 or 8744. Port 2 can sink/source four LS TTL inputs. It can drive MOS inputs without external pullups.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 can sink/source four LS TTL inouts, it can drive MOS inputs without external pullups.

Port 3 pins also serve alternate functions, as listed

Alternate Function	Port Pin
RXD (serial input port in loop configuration). $I/\overline{O}$ (data direction control in non-loop configuration).	P3.0
TXD (serial output port in loop config- uration). DATA input/output pin in non- loop configuration.	P3.1
INTO (external interrupt)	P3.2
INTI (external interrupt)	P3.3
TO (Timer 0 external input)	
T1 (Timer 1 external input) SCLK (Serial Data Clock Input)	P3.5
WR (external Data Memory write strobe)	
RD (external Data Memory read strobe)	P3.7

RST/VPD: A high level on this pin for two machine cycles while the oscillator is running resets the device. An

internal pulldown permits Power-On reset using only a caracitar connected to VCC.

ALE/PROC: Address Latch Enable output for latching the low byte of the address during accesses to external memory. ALE is activated though for this purpose at a constant rate of 1/6 the oscillator frequency even when external memory is not being accessed. Consequently it can be used for external clocking or timing purposes. (However, one ALE pulse is skipped during each access to external Data Memory.) This pin is also the program only income the PROM programming.

PSEN: Program Store Enable output is the read strobe to external Program Memory. PSEN is activated twice each machine cycle during fetches from external Program Memory. (However, when executing out of external Program Memory two activations of PSEN are skipped during each access to external Data Memory.) PSEN is not activated during fetches from internal Program Memory.

EA/VPP: When EA is held high the CPU executes out of internal Program Memory (uniess the Program Counter exceeds (OFFFH). When EA is held low the CPU executes only out of external Program Memory. In the 8344, EA must be externally wired low. In the 8744, this pin also receives the 21 V programming supply voltage (VPP) during EPROM programming.

XFAL1: Input to the inverting amplifier that forms the oscillator. Should be grounded when an external oscillator is used.

MTAL2: Output of the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator signal when an external oscillator is used.

# CHAPTER 18 THE 8044 SERIAL INTERFACE UNIT

### 18.0 SERIAL INTERFACE

The serial interface provides a high-performance communication link. The protocol used for this communication is based on the IBM Synchronous Data Link Control (SDLC). The serial interface also supports a subset of the ISO HDLC (International Standards Organization High-Level Data Link Control) protocol.

The SDLC/HDLC protocols have been accepted as standard protocols for many high-level teleprocessing systems. The serial interface performs many of the functions required to service the data link without intervention from the 8044's own CPU. The programmer is free to concentrate on the 8044's function as a peripheral controller, rather than having to deal with the details of the communication process.

Five pins on the 8044 are involved with the serial interface (refer to Section 12.4, Family Pin Description, for details):

Pin 7	RTS/P16
Pin 8	CTS/P17
Pin 10	I/O/RXD/P30
Pin 11	DATA/TXD/P31
Pin 15	SCLK/T1/P35

Figure 18-1 is a functional block diagram of the serial interface unit (SIU). More details on the SIU hardware are given in Section 18.9.

### **18.1 DATA LINK CONFIGURATIONS**

The serial interface is capable of operating in three serial data link configurations:

- 1) Half-Duplex, point-to-point
- Half-Duplex, multipoint (with a half-duplex or fullduplex primary)
- 3) Loop

Figure 18-2 shows these three configurations. The RTS (Request to Send) and CTS (Clear to Send) hand-shaking signals are available in the point-to-point and multipoint configurations.

### 18.2 DATA CLOCKING OPTIONS

The serial interface can operate in an externally clocked mode or in a self clocked mode.

### **Externally Clocked Mode**

In the externally clocked mode, a common Serial Data Clock (SCLK on pin 15) synchronizes the serial bit stream. This clock signal may come from the master CPU or primary station, or from an external phase-locked loop local to the 8044. Figure 18-3 illustrates the timing relationships for the serial interface signals when the externally clocked mode is used in point-to-point and multipoint data link configurations.

Incoming data is sampled at the rising edge of SCLK, and outgoing data is shifted out at the falling edge of SCLK. More detailed timing information is given in the 8044 data sheet.

### Self Clocked (Asynchronous) Mode


The self clocked mode allows data transfer without a common system data clock. Using an on-chip DPLL (digital phase locked loop) the serial interface recovers the data clock from the data stream itself. The DPLL requires a reference clock equal to either 16 times or 32 times the data rate. This reference clock may be externally supplied or internally generated. When the serial interface generates this clock internally, it uses either the 8044's internal logic clock (half the crystal frequency's PH2) or the "timer 1" overflow. Figure 18-4 shows the serial interface signal timing relationships for the loop configuration, when the unclocked mode is used.

The DPLL monitors the received data in order to derive a data clock that is centered on the received bits. Centering is achieved by detecting all transitions of the received data, and then adjusting the clock transition (in increments of 1/16 bit period) toward the center of the received bit. The DPLL converges to the nominal bit center within eight bit transitions, worst case.

To aid in the phase locked loop capture process, the 8044 has a NRZI (non-return-to-zero inverted) data encoding and decoding option. NRZI coding specifies that a signal does not change state for a transmitted binary 1, but does change state for a binary 0. Using the NRZI coding with zero-bit insertion, it can be guaranteed that an active signal line undergoes a transition at least every six bit times.

### **18.3 DATA RATES**

The maximum data rate in the externally clocked mode is 2.4M bits per second (bps) a half-duplex configuration, and 1.0M in a loop configuration.






Figure 18-2 . RUPI-44 Data Link Configurations

In the self clocked mode with an external reference clock, the maximum data rate is 375K bps.

In the self clocked mode with an internally generated reference clock, and the 8044 operating with a 12 MHz crystal, the available data rates are 244 bps to 62.5k bps, 187.5K bps and 375K bps.

For more details see the table in the SMD register description, below.

#### **18.4 OPERATIONAL MODES**

The Serial Interface Unit (SIU) can operate in either of two response modes:

### 1) AUTO mode

### 2) FLEXIBLE (NON-AUTO) mode

In the AUTO mode, the SIU performs in hardware a subset of the SDLC protocol called the normal response mode. The AUTO mode enables the SIU to recognize and respond to certain kinds of SDLC frames without intervention from the 8044's CPU. AUTO mode provides a faster turnaround time and a simplified software interface, whereas NON-AUTO mode provides a greater flexibility with regard to the kinds of operation permitted.

In AUTO mode, the 8044 can act only as a normal response mode secondary station—that is, it can transmit only when instructed to do so by the primary station. All such AUTO mode responses adhere strictly to IBM's SDLC definitions.

In the FLEXIBLE mode, reception or transmission of each frame by the SIU is performed under the control of the CPU. In this mode the 8044 can be either a primary station or a secondary station.

In both AUTO and FLEXIBLE modes, short frames, aborted frames, or frames which have had CRC's are ignored by the SIU.

The basic format of an SDLC frame is as follows:

Flag	Address	Control	Information	FCS	Flag

Format variations consist of omitting one or more of the fields in the SDLC frame. For example, a supervisory frame is formed by omitting the information field. Supervisory frames are used to confirm received frames, indicate ready or busy conditions, and to report errors. More details on frame formats are given in the SDLC Frame Format Options section, below.

#### **18.4.1 AUTO Mode**

To enable the SIU to receive a frame in AUTO mode, the 8044 CPU sets up a receive buffer. This is done by writing two registers—Receive Buffer Start (RBS) Address and Receive Buffer Length (RBL).

The SIU receives the frame, examines the control byte, and takes the appropriate action. If the frame is an information frame, the SIU will load the receive buffer, interrupt the CPU (to have the receive buffer read), and make the required acknowledgement to the primary station. Details on these processes are given in the Operation section, below.

In addition to receiving the information frames, the SIU in AUTO mode is capable of responding to the following commands (found in the control field of supervisory frames) from the primary station:

RR (Receive Ready): Acknowledges that the Primary station has correctly received numbered frames up through  $N_R-1$ , and that it is ready to receive frame  $N_R$ .

RNR (Receive Not Ready): Indicates a temporary busy condition (at the primary station) due to buffering or other internal constraints. The quantity  $N_R$  in the control field indicates the number of the frame expected after the busy condition ends, and may be used to acknowledge the correct reception of the frames up through  $N_R - 1$ .

REJ (Reject): Acknowledges the correct reception of frames up through  $N_{\rm R}-1$ , and requests transmission or retransmission starting at frame  $N_{\rm R}$ . The 8044 is capable of retransmitting at most the previous frame, and then only if it is still available in the transmit buffer.

UP (Unnumbered Poll): Also called NSP (Non-Sequenced Poll) or ORP (Optional Response Poll). This command is used in the loop configuration.

To enable the SIU to transmit an information frame in AUTO mode, the CPU sets up a transmit buffer. This is done by writing two registers—Transmit Buffer Start (TBS) Address and Transmit Buffer Length (TBL), and filling the transmit buffer with the information to be transmitted.

When the transmit buffer is full, the SIU can automatically (without CPU intervention) send an information frame (I-frame) with the appropriate sequence numbers, when the data link becomes available (when the 8044 is polled for information). After the SIU has transmitted the I-frame, it waits for acknowledgement from the receiving station. If the acknowledgement is negative, the SIU retransmits the frame. If the acknowledgement is positive, the SIU interrupts the CPU, to indicate that the transmit buffer may be reloaded with new information.





Figure 18-3 . Serial Interface Timing—Clocked Mode



In addition to transmitting the information frames, the SIU in AUTO mode is capable of sending the following responses to the primary station:

RR (Receive Ready): Acknowledges that the 8044 has correctly received numbered frames up through  $N_R\!=\!1$ , and that it is ready to receive frame  $N_R$ .

RNR (Receive Not Ready): Indicates a temporary busy condition (at the 8044) due to buffering or other internal constraints. The quantity  $N_{\rm R}$  in the control field indicates the number of the frame expected after the busy condition ends, and acknowledges the correct reception of the frames up through  $N_{\rm R}-1$ .

### 18.4.2 FLEXIBLE Mode

In the FLEXIBLE (or non-auto) mode, all reception and transmission is under the control of the CPU. The full SDLC and HDLC protocols can be implemented, as well as any bit-synchronous variants of these protocols.

FLEXIBLE mode provides more flexibility than AUTO mode, but it requires more CPU overhead, and much longer recognition and response times. This is especially true when the CPU is servicing an interrupt that has higher priority than the interrupts from the SIU.

In FLEXIBLE mode, when the SIU receives a frame, it interrupts the CPU. The CPU then reads the control byte from the Receive Control Byte (RCB) register. If the received frame is an information frame, the CPU also reads the information from the receive buffer, according to the values in the Receive Buffer Start (RBS) address register and the Received Field Length (RFL) register.

In FLEXIBLE mode, the 8044 can initiate transmissions without being polled, and thus it can act as the primary station. To initiate transmission or to generate a response, the CPU sets up and enables the SIU. The SIU then formats and transmits the desired frame. Upon completion of the transmission, without waiting for a positive acknowledgement from the receiving station, the SIU interrupts the CPU.

#### 18.5 8044 FRAME FORMAT OPTIONS

As mentioned above, variations on the basic SDLC frame consist of omitting one or more of the fields. The choice of which fields to omit, as well as the selection of AUTO mode versus FLEXIBLE mode, is specified by the settings of the following three bits in the Serial Mode Register (SMD) and the Status/Control Register (STS):

SMD Bit 0: NFCS (No Frame Check Sequence)

SMD Bit 1: NB (Non-Buffered Mode—No Control Field)

STS Bit 1: AM (AUTO Mode or Addressed Mode)

Figure 18-5 shows how these three bits control the frame format.

The following paragraphs discuss some properties of the standard SDLC format, and the significance of omitting some of the fields.

### 18.5.1 Standard SDLC Format

The standard SDLC format consists of an opening flag, an 8-bit address field, and 8-bit control field, an n-byte information field, a 16-bit Frame Check Sequence (FCS), and a closing flag. The FCS is based on the CCITT-CRC polynominal (X<sup>16</sup> + X<sup>12</sup> + X<sup>5</sup> +1). The address and control fields may not be extended. Within the 8044, the address field is held in the Station Address (STAD) register, and the control field is held in the Receive Control Byte (RCB) or Transmit Control Byte (TCB) register. The standard SDLC format may be used in either AUTO mode or FLEXIBLE mode.

### 18.5.2 No Control Field (Non-Buffered Mode)

When the control field is not present, the RCB and TCB registers are not used. The information field begins immediately after the address field, or, if the address field is also absent, immediately after the opening flag. The entire information field is stored in the 8044's on-chip RAM. If there is no control field, FLEXIBLE mode must be used. Control information may, of course, be present in the information field, and in this manner the No Control Field option may be used for implementing extended control fields.

#### 18.5.3 No Control Field and No Address Field

The No Address Field option is available only in conjunction with the No Control Field option. The STAD, RCB, and TCB registers are not used. When both these fields are absent, the information field begins immediately after the opening flag. The entire information field is stored in on-chip RAM. FLEXIBLE mode must be used. Formats without an address field have the following applications:

Point-to-point data links (where no addressing is necessary)

Monitoring line activity (receiving all messages regardless of the address field)

Extended addressing

FRAME OPTION	NFCS	NB	AM	ling the f	of some	FR/	ME	FORM	TAN	U in A
O Mode or Addressed Mode						atton.	ary st	misc	301.01	sastrog
Standard SDLC FLEXIBLE Mode	how how the	Figure 18-5 s format.	the 8014 through	rames up	Α	C	dy):	Real	FCS	F 29
	g p.0 agraphs LC format, a		inpotary	F	A	С	201 301 2 mail 1	M OAL	FCS	F
No Control Field FLEXIBLE Mode	ieldo dard SDLC	some of the f	the cha- expected	ni gelfe	A	The	ints.	FCS	bai bla	er int
No Control Field No Address Field FLEXIBLE Mode	I SULC form	The standard an 8-bit addi	0	dg F	U1135 .	franc	FCS	F	d ent	
LLEVIDLE MIDDE	a closing fla polynomina control fields	CCITTCRC	0 sception	F Ils ,50	A (C	С	N EO	) ad	F	the FL
No FCS Field	add <b>r</b> ess field ster, and the	the 0)44, the (STAD) regi	ented, ine	Aurlense pr	A	С	l pros	DUC yachr	En C	
No Control Field	4	ceive Contro (TCB) regis used in eithe	AUTO id much specially	head, and This is e	AT 15VO U	more : CPU onse	700	e Arc		
No FCS Field No Control Field	ontrol Field	18.5.2 No C	that 0	en E	i un i an	gricin terros	F			
No Address Field FLEXIBLE Mode										
F = Flag (01111110) A = Address Field C = Control Field		I = Information   I = Informat								
Note: The AM bit is AUTO	mode conti	rol bit when N	B = 0, and	Address	Mod	e cor	trol b	it who	en NB	₹1,

response, the CPU sets up and enables another Figure 18-5. Frame Format Options and No Address Field

### 18.5.4 No FCS Field ad T. gall animago and rafts glots

In the normal case (NFCS=0), the last 16 bits before the closing flag are the Frame Check Sequence (FCS) field. These bits are not stored in the 8044's RAM. Rather, they are used to compute a cyclic redundancy check (CRC) on the data in the rest of the frame. A received frame with a CRC error (incorrect FCS) is ignored. In transmission, the FCS field is automatically computed by the SIU, and placed in the transmitted frame just prior to the closing flag.

The NFCS bit (SMD Bit 0) gives the user the capability of overriding this automatic feature. When this bit is set (NFCS=1), all bits from the beginning of the information field to the beginning of the closing flag are treated as part of the information field, and are stored in the onchip RAM. No FCS checking is done on the received frames, and no FCS is generated for the transmitted frames. The No FCS Field option may be used in conjunction with any of the other options. It is typically used in FLEXIBLE mode, althought it does not strictly include AUTO mode. Use of the No FCS Field option

AUTO Mode may, however, result in SDLC protocol violations, since the data integrity is not checked by the SIU.

Formats without an FCS field have the following applications:

Receiving and transmitting frames without verifying data integrity

Using an alternate data verification algorithm

Using an alternate CRC-16 polynomial (such as  $X^{16} + X^{15} + X^2 + 1$ ), or a 32-bit CRC

Performing data link diagnosis by forcing false CRCs to test error detection mechanisms

In addition to the applications mentioned above, all of the format variations are useful in the support of nonstandard bit-synchronous protocols.

#### 18.6 HDLC

In addition to its support of SDLC communications, the 8044 also supports some of the capabilities of HDLC. The following remarks indicate the principal differences between SDLC and HDLC.

HDLC permits any number of bits in the information field, whereas SDLC requires a byte structure (multiple of 8 bits). The 8044 itself operates on byte boundaries, and thus it restricts fields to multiples of 8 bits.

HDLC provides functional extensions to SDLC: an unlimited address field is allowed, and extended frame number sequencing.

HDLC does not support operation in loop configurations.

### 18.7 SIU SPECIAL FUNCTION REGISTERS

The 8044 CPU communicates with and controls the SIU through hardware registers. These registers are accessed using direct addressing. The SIU special function registers (SIU SFRs) are of three types:

Control and Status Registers

Parameter Registers

ICE Support Registers

### 18.7.1 Control and Status Registers

There are three SIU Control and Status Registers:

Serial Mode Register (SMD)

Status/Command Register (STS)

Send/Receive Count Register (NSNR)

The SMD, STS, and NSNR registers are all cleared by system reset. This assures that the SIU will power up in an idle state (neither receiving nor transmitting).

These registers and their bit assignments are described below (see also the More Details on Registers section).

### SMD: Serial Mode Register (byte-addressable)

Bit: 7 6 5 4 3 2 1 0 SCM2 SCM1 SCM0 NRZI LOOP PFS NB NFCS

The Serial Mode Register (Address C9H) selects the operational modes of the SIU. The 8044 CPU can both read and write SMD. The SIU can read SMD but cannot write to it. To prevent conflict between CPU and SIU access to SMD, the CPU should write SMD only when the Request To Send (RTS) and Receive Buffer Empty (RBE) bits (in the STS register) are both false (0). Normally, SMD is accessed only during initialization.

The individual bits of the Serial Mode Register are as follows:

Bit #	Name	Description awolfol as an
SMD.0	NFCS	No FCS field in the SDLC frame.
SMD.1	Manager of the same	Non-Buffered mode. No control field in the SDLC frame.
an KK. Mode. Se- re AUTO B is true, ts the ad-		Pre-Frame Sync mode. In this mode, the 8044 transmits two bytes before the first flag of a frame, for DPLL synchronization. If NRZI is enabled, 00H is sent; otherwise, 55H is sent. In either case, 16 pre-frame transitions are guaranteed.
SMD.3	LOOP	Loop configuration.
SMD.4	NRZI	NRZI coding option.
SMD.5	SCM0	Select Clock Mode — Bit 0
SMD.6	SCM1	Select Clock Mode — Bit 1
	2 2 2 3 5 5	

The SCM bits decode as follows:

SMD.7

5	SCN	A		Data Rate				
2	1		Clock Mode	(Bits/sec)*				
0	0	0		0-2.4M**				
0	0	1	Undefined					
0	1	0	Self clocked, timer overflow	244-62.5K				
0	110	110	Undefined or paupas 27					
			Self clocked, external 16x					

SCM2 Select Clock Mode — Bit 2

SCM		tive Count Register (NSNR)	Data Rate
2 1	0	Clock Mode	(Bits/sec)*
1 0	100	Self clocked, external 32x	0-187.5K
1 1	0	Self clocked, internal fixed	375K
1 1	1	Self clocked, internal fixed	187.5k

<sup>\*</sup>Based on a 12 Mhz crystal frequency

### STS: Status/Command Register (bit-addressable)

Bit: 7 6 5 4 3 2 1 0 TBF RBE RTS SI BOV OPB AM RBP

The Status/Command Register (Address C8H) provides operational control of the SIU by the 8044 CPU, and enables the SIU to post status information for the CPU's access. The SIU can read STS, and can alter certain bits, as indicated below. The CPU can both read and write STS asynchronously. However, 2-cycle instructions that access STS during both cycles ('JBC/B, REL' and 'MOV /B,C.') should not be used, since the SIU may write to STS between the two CPU accesses.

The individual bits of the Status/Command Register are as follows:

Bit #	Name	Description of SOM OME
		Receive Buffer Protect. Inhibits writing of data into the receive buffer. In AUTO mode, RBP forces an RNR response instead of an RR.
STS.1	ag MA faction. If sent: of ther case are guarr	AUTO Mode/Addressed Mode. Selects AUTO mode where AUTO mode is allowed. If NB is true, (=1), the AM bit selects the addressed mode. AM may be cleared by the SIU.
	OPB	Optional Poll Bit. Determines whether the SIU will generate an AUTO response to an optional poll (UP with P=0). OPB may be set or
STS.3	BOV	
*** F.STS. 2.4M** 4.62.5K	-0	SIU Interrupt. This is one of the five interrupt sources to the CPU. The vector location = 23H. SI may be set by the SIU. It should be cleared by the CPU before returning from an interrupt routine.
S.STS	RTS	Request To Send. Indicates that the

mitting. RTS may be read or written by the CPU. RTS may be read by the SIU, and in AUTO mode may be written by the SIU.

STS.6 RBE Receive Buffer Empty. RBE can be thought of as Receive Enable. RBE is set to one by the CPU when it is ready to receive a frame, or has just read the buffer, and to zero by the SIU when a frame has been received.

STS.7 TBF Transmit Buffer Full. Written by the CPU to indicate that it has filled the transmit buffer. TBF may be cleared by the SIU.

## NSNR: Send/Receive Count Register (bit-addressable)

Bit: 7 6 5 4 3 2 1 0 0 NS2 NS1 NS0 SES NR2 NR1 NR0 SER

The Send/Receive Count Register (Address D8H) contains the transmit and receive sequence numbers, plus tally error indications. The SIU can both read and write NSNR. The 8044 CPU can both read and write NSNR asynchronously. However, 2-cycle instructions that access NSNR during both cycles ('JBC /B, REL', and 'MOV /B,C') should not be used, since the SIU may write to NSNR between the two 8044 CPU accesses.

The individual bits of the Send/Receive Count Register are as follows:

Bit #	Name	Description Description
NSNR.0	SER	Receive Sequence Error: NS (P) ≠ NR (S)
NSNR.1	NR0	Receive Sequence Counter—Bit 0
NSNR.2	NR1	Receive Sequence Counter—Bit 1
NSNR.3	NR2	Receive Sequence Counter—Bit 2
NSNR.4	SES	Send Sequence Error: $NR(P) \neq NS(S)$ and $NR(P) \neq NS(S) + 1$
NSNR.5	NS0	Send Sequence Counter — Bit 0
NSNR.6	NS1	Send Sequence Counter — Bit 1
NSNR.7	NS2	Send Sequence Counter — Bit 2

### 18.7.2 Parameter Registers

There are eight parameter registers that are used in connection with SIU operation. All eight registers may be read or written by the 8044 CPU. RFL and RCB are normally loaded by the SIU.

<sup>\*\*0-1</sup>M bps in loop configuration

The eight parameter registers are as follows:

# STAD: Station Address Register (byte-addressable) of addressable

The Station Address register (Address CEH) contains the station address. To prevent access conflict, the CPU should access STAD only when the SIU is idle (RTS=0 and RBE=0). Normally, STAD is accessed only during initialization.

## TBS: Transmit Buffer Start Address Register (byte-addressable)

The Transmit Buffer Start address register (Address DCH) points to the location in on-chip RAM for the beginning of the I-field of the frame to be transmitted. The CPU should access TBS only when the SIU is not transmitting a frame (when TBF=0).

# TBL: Transmit Buffer Length Register (byte-addressable)

The Transmit Buffer Length register (Address DBH) contains the length (in bytes) of the I-field to be transmitted. A blank I-field (TBL=0) is valid. The CPU should access TBL only when the SIU is not transmitting a frame (when TBF=0).

NOTE: The transmit and recieve buffers are not allowed to "wrap around" in the on-chip RAM. A "buffer end" is automatically generated if address 191 (BFH) is reached.

# TCB: Transmit Control Byte Register (byte-addressable)

The Transmit Control Byte register (Address DAH) contains the byte which is to be placed in the control field of the transmitted frame, during NON-AUTO mode transmission. The CPU should access TCB only when the SIU is not transmitting a frame (when TBF=0). The  $N_S$  and  $N_R$  counters are not used in the NON-AUTO mode.

### RBS: Receive Buffer Start Address Register (byte-addressable)

The Receive Buffer Start address register (Address CCH) points to the location in on-chip RAM where the beginning of the I-field of the frame being received is to be stored. The CPU should write RBS only when the SIU is not receiving a frame (when RBE=0).

# RBL: Receive Buffer Length Register (byte-addressable)

The Receive Buffer Length register (Address CBH) contains the length (in bytes) of the area in on-chip

RAM allocated for the received I-field. RBL=0 is valid. The CPU should write RBL only when RBE=0.

# RFL: Receive Field Length Register (byte-addressable)

The Received Field Length register (Address CDH) contains the length (in bytes) of the received I-field that has just been loaded into on-chip RAM. RFL is loaded by the SIU. RFL=0 is valid. RFL should be accessed by the CPU only when RBE=0.

# RCB: Receive Control Byte Register (1) AULIAV (byte-addressable)

The Received Control Byte register (Address CAH) contains the control field of the frame that has just been received. RCB is loaded by the SIU. The CPU can only read RCB, and should only access RCB when RBE=0.

### 18.7.3 ICE Support Registers

The 8044 In-Circuit Emulator (ICE-44) allows the user to exercise the 8044 application system and monitor the execution of instructions in real time.

The emulator operates with Intel's Intellec® development system. The development system interfaces with the user's 8044 system through an in-cable buffer box. The cable terminates in a 8044 pin-compatible plug, which fits into the 8044 socket in the user's system. With the emulator plug in place, the user can excercise his system in real time while collecting up to 255 instruction cycles of real-time data. In addition, he can single-step the program.

Static RAM is available (in the in-cable buffer box) to emulate the 8044 internal and external program memory and external data memory. The designer can display and alter the contents of the replacement memory in the buffer box, the internal data memory, and the internal 8044 registers, including the SFRs.

Among the SIU SFRs are the following registers that support the operation of the ICE:

# DMA CNT: DMA Count Register (byte-addressable)

The DMA Count register (Address CFH) indicates the number of bytes remaining in the information block that is currently being used.

#### FIFO: Three-Byte (byte-addressable)

The Three-Byte FIFO (Address DDH, DEH, and DFH) is used between the eight-bit shift register and the information buffer when an information block is received.

### SIUST: SIU State Counter (byte-addressable)

The SIU State Counter (Address D9H) reflects the state of the internal logic which is under SIU control. Therefore, care must be taken not to write into this register.

The SIUST register can serve as a helpful aid to determine which field of a receive frame that the SIU expects next. The table below will help in debugging 8044 reception problems.

### SIUST

### VALUE FUNCTION SYS Tourned Syle ROPE

- 01H Waiting for opening flag.
- 08H Waiting for address field.
- 10H Waiting for control field.
- 18H Waiting for first byte of I field. This state is only entered if a FCS is expected. It pushes the received byte onto the top of the FIFO.
  - 20H Waiting for second byte of I field. This state always follows state 18H
- 28H Waiting for I field byte. This sate can be en-

tered from state 20H or from states 01H, 08H, or 10H depending upon the SIU's mode configuration. (Each time a byte is received, it is pushed onto the top of the FIFO and the byte at the bottom is put into memory. For no FCS formatted frames, the FIFO is collapsed into a single register).

30H Waiting for the closing flag after having overflowed the receive buffer. Note that even if the receive frame overflows the assigned receive buffer length, the FCS is still checked.

Examples of SIUST status sequences for different frame formats are shown below. Note that status changes after acceptance of the received field byte.

### 18.8 OPERATION

The SIU is initialized by a reset signal (on pin 9), followed by write operations to the SIU SFRs. Once initialized, the SIU can function in AUTO mode or NON-AUTO mode. Details are given below.

### Table 18-1. SIUST Status Sequences

which fits into the 8044 socket in the user's system. With						buffer.	M.A."		the on-cl	Fra	me Opt	tion	
Example 1:						2i (1	148) (	61 sea	f adds	nerated	NFCS	NB	AM
Frame Format 9 9	(Idle)	oo Filio	Y And	C	m4;			FCS	F		0	0	1
SIUST Value	01	01	08	10	18	20	28	28	01	itrol Byt			
Example 2: Bud old so-		V miletali		MASIA									
Frame Format						(HA	FCS	F	registe		in Cont	Transm	1
SIUST Value						28	28	01	ne, du	itted fran			
Example 3:11 bits you						only		d acces		The CPU		transm	
			rs, inch			FCS	F	g a m		not trans	0 0	11(0=	0
SIUST Value						28	01						
Example 4:	EICE:	ar to no	i I i i sqo	DAI INC	ddns				arbb A	or Start	RuE evi	Яесе	
Frame Format	(Idle)	inpo:	A	:THO	F						esspble		
SIUST Value	01	01	08	28	01	dress	6A) 10						
Example 5:			Ount ren			CCH) points to the location in on-chip RAM where the beginning of the I-field of the frame being received is to							
Frame Format	(Idle)		s anise							pluoda			
SIUST Value	01	01		8	01			-985				r ion a	
Enomala 6.	Example 6:							ister		ar Lenai	ve Buff	Recel	:JSR
Frame Format	The second second		d betwe	- M. C. B. S. S. S. S. S.		IOVE	ERFLO				old oess		
SIUST Value		01	18	20	28	(Ha	30			Length	Buffer	Visos 2	The I
				. Day	10001	01/104	(tip (til)	8916 BH	3 70 12	sivo nii	diams!		

### 18.8.1 Initialization of the Hall state 4408 A.8.81

Figure 18-6 is the SIU. Registers SMD, STS, and NSNR are cleared by reset. This puts the 8044 into an idle state—neither receiving nor transmitting. The following registers must be initialized before the 8044 leaves the idle state:

STAD—to establish the 8044's SDLC station address.

SMD—to configure the 8044 for the proper operating mode.

RBS, RBL—to define the area in RAM allocated for the Receive Buffer.

TBS, TBL—to define the area in RAM allocated for the Transmit Buffer.

Once these registers have been initialized, the user may write to the STS register to enable the SIU to leave the idle state, and to begin transmits and/or receives.

Setting RBE to 1 enables the SIU for receive. When RBE = 1, the SIU monitors the received data stream for a flag pattern. When a flag pattern is found, the SIU enters Receive mode and receives the frame.

Setting RTS to 1 enables the SIU for transmit. When RTS = 1, the SIU monitors the received data stream for a GA pattern (loop configuration) or waits for a CTS




Figure 18-6. SIU State Diagram

(non-loop configuration). When the GA or CTS arrives, the SIU enters Transmit mode and transmits a frame.

In AUTO mode, the SIU sets RTS to enable automatic transmissions of appropriate responses.

#### 18.8.2 AUTO Mode? and establish to J Ed H enime

Figure 18-7 illustrates the receive operations in AUTO mode. The overall operation is shown in Figure 18-7a. Particular cases are illustrated in Figures 18-7b through 18-7j. If any Unnumbered Command other than UP is received, the AM bit is cleared and the SIU responds as if in the FLEXIBLE mode, by interrupting the CPU for supervision. This will also happen if a BOV or SES condition occurs. If the received frame contains a poll, the SIU sets the RTS bit to generate a response.

Figure 18-8 illustrates the transmit operations in AUTO mode. When the SIU gets the opportunity to transmit, and if the transmit buffer is full, it sends an I-frame. Otherwise, it sends an RR if the buffer is free, or an RNR if the buffer is protected. The sequence counters NS and NR are used to construct the appropriate control fields.

Figure 18-9 shows how the CPU responds to an SI (serial interrupt) in AUTO mode. The CPU tests the AM bit (in the STS register). If AM = 1, it indicates that the SIU has received either an I-frame, or a positive response to a previously transmitted I-frame.

### 18.8.3 FLEXIBLE Mode

Figure 18-10 illustrates the receive operations in NON-AUTO mode. When the SIU successfully completes a task, it clears RBF and interrupts the CPU by setting SI to 1. The exact CPU response to SI is determined by software. A typical response is shown in Figure 18-11.

Figure 18-12 illustrates the transmit operations in FLEXIBLE mode. The SIU does not wait for a positive acknowledge response to the transmitted frame. Rather, it interrupts the CPU (by setting SI to 1) as soon as it finishes transmitting the frame. The exact CPU response to SI is determined by software. A typical response is shown in Figure 18-13. This response results in another transmit frame being set up. The sequence of operations shown in Figure 18-13 can also be initiated by the CPU, without an SI. Thus the CPU can initiate a transmission in FLEXIBLE mode without a poll, simply by setting the RTS bit in the STS register. The RTS bit is always used to initiate a transmission, but it is applied to the RTS pin only when a non-loop configuration is used.

### 18.8.4 8044 Data Link Particulars

The following facts should be noted:

- In a non-loop configuration, one or two bits are transmitted before the opening flag. This is necessary for NRZI synchronization.
- In a non-loop configuration, one to eight extra dribble bits are transmitted after the closing flag. These bits are a zero followed by ones.
- 3) In a loop configuration, when a GA is received and the 8044 begins transmitting, the sequence is 011111101011111110 ... (FLAG, 1, FLAG, ADDRESS, etc.). The first flag is created from the GA. The second flag begins the message.
- 4) CTS is sampled after the rising edge of the serial data, at about the center of the bit cell, except during a non-loop, externally clocked mode transmit, in which case it is sampled just after the falling edge.
- 5) The SIU does not check for illegal I-fields. In particular, if a supervisory command is received in AUTO mode, and if there is also an I-field, it will be loaded into the receive buffer (if RBP=0), but it cannot cause a BOV.
- 6) In relation to the Receive Buffer Protect facility, the user should set RFL to 0 when clearing RBP, such that, if the SIU is in the process of receiving a frame, RFL will indicate the proper value when reception of the frame has been completed.

### 18.8.5 Turn Around Timing

In AUTO mode, the SIU generates an RTS immediately upon being polled. Assuming that the 8044 sends an information frame in response to the poll, the primary station sends back an acknowledgement. If, in this acknowledgement, the 8044 is polled again, a response may be generated even before the CPU gets around to processing the interrupt caused by the acknowledge. In such a case, the response would be an RR (or RNR), since TBF would have been set to 0 by the SIU, due to the acknowledge.

If the system designer does not wish to take up channel time with RR responses, but prefers to generate a new Iframe as a response, there are several ways to accomplish this:

- 1) Operate the 8044 in FLEXIBLE mode.
- 2) Specify that the master should never acknowledge and poll in one message. This is typically how a loop system operates, with the poll operation confined to the UP command. This leaves plenty of time for the




Figure 18-7a. SIU AUTO Mode Receive Flowchart—General




Figure 18-7b. SIU AUTO Mode Receive Flowchart—Unknown Command




Figure 18-7c. SIU AUTO Mode Receive Flowchart—Unnumbered Poll




Figure 18-7d . SIU AUTO Mode Receive Flowchart—Supervisory Command




Figure 18-7e . SIU AUTO Mode Receive Flowchart—I Command: Prior Transmitted I-Field Confirmed, Current Received I-Field in Sequence




Figure 18-7f . SIU AUTO Mode Receive Flowchart—I Command: Prior Transmitted I-Field Not Confirmed, Current Received I-Field in Sequence




Figure 18-7g. SIU AUTO Mode Receive Flowchart—I Command: Sequence Error Send, Current
Received I-Field in Sequence




Figure 18-7h . SIU AUTO Mode Receive Flowchart—I Command: Prior Transmitted I-Field Confirmed Sequence Error Receive




Figure 18-7i. SIU AUTO Mode Receive Flowchart—I Command: Prior Transmitted I-Field Not




Figure 18-7j. SIU SUTO Mode Receive Flowchart—I Command: Sequence Error Send and Sequence Error Receive




Figure 18-8. SIU AUTO Mode Transmit Flowchart




Figure 18-9. AUTO Mode Response to "SI"




Figure 18-10 . SIU FLEXIBLE Mode Receive Flowchart




Figure 18-11. FLEXIBLE Mode Response to Receive "SI"




Figure 18-12. SIU FLEXIBLE Mode Transmit Flowchart




Figure 18-13. FLEXIBLE Mode Response to Transmit "SI"

8044 to get its transmit buffer loaded with new information after an acknowledge.

3) The 8044 CPU can clear RTS. This will prevent a response from being sent, or abort it if it is already in progress. A system using external RTS/CTS handshaking could use a one-shot to delay RTS or CTS, thereby giving the CPU more time to disable the response.

#### 18.9 MORE DETAILS ON SIU HARDWARE

The SIU divides functionally into two sections—a bit processor (BIP) and a byte processor (BYP)—sharing some common timing and control logic. As shown in Figure 18-14, the BIP operates between the serial port pins and the SIU bus, and performs all functions necessary to transmit/receive a byte of data to/from the serial data stream. These operations include shifting, NRZI encoding/decoding, zero insertion/deletion, and FCS generation/checking. The BYP manipulates bytes of data to perform message formatting, and other transmitting and receiving functions. It operates between the SIU bus (SIB) and the 8044's internal bus (IB). The interface between the SIU and the CPU involves an interrupt and some locations in on-chip RAM space which are managed by the BYP.

The maximum possible data rate for the serial port is limited to 1/2 the internal clock rate. This limit is imposed by both the maximum rate of DMA to the on-chip RAM, and by the requirements of synchronizing to an external clock. The internal clock rate for an 8044 running on a 12 MHz crystal is 6 MHz. Thus the maximum 8044 serial data rate is 3 MHz. This data rate drops down to 2.4 MHz when time is allowed for external clock synchronization.

### 18.9.1 The Bit Processor

In the asynchronous (self clocked) modes the clock is extracted from the data stream using the on-chip digital phase-locked-loop (DPLL). The DPLL requires a clock input at 16 times the data rate. This 16 × clock may originate from SCLK, Timer 1 Overflow, or PH2 (one half the oscillator frequency). The extra divide by-two described above allows these sources to be treated alternatively as 32 × clocks.

The DPLL is a free-running four-bit counter running off the 16× clock. When a transition is detected in the receive data stream, a count is dropped (by suppressing the carry-in) if the current count value is greater than 8. A count is added (by injecting a carry into the second stage rather than the first) if the count is less than 8. No adjustment is made if the transition occurs at the count of 8. In this manner the counter locks in on the point at which transitions in the data stream occur at the count of 8, and a clock pulse is generated when the count overflows to 0.

In order to perform NRZI decoding, the NRZI decoder compares each bit of input data to the previous bit. There are no clock delays in going through the NRZI decoder.

The zero insert/delete circuitry (ZID) performs zero insertion/deletion, and also detects flags, GA's (Go-Ahead's), and aborts (same as GA's) in the data stream. The pattern 1111110 is detected as an early GA, so that the GA may be turned into a flag for loop mode transmission.


The shut-off detector monitors the receive data stream for a sequence of eight zeros, which is a shut-off command for loop mode transmissions. The shut-off detector is a three-bit counter which is cleared whenever a one is found in the receive data stream. Note that the ZID logic could not be used for this purpose, because the receive data must be monitored even when the ZID is being used for transmission.

As an example of the operation of the bit processor, the following sequence occurs in relation to the receive data:

- 1) RXD is sampled by SCLK, and then synchronized to the internal processor clock (IPC).
- If the NRZI mode is selected, the incoming data is NRZI decoded.
- 3) When receiving other than the flag pattern, the ZID deletes the '0' after 5 consecutive '1's (during transmission this zero is inserted). The ZID locates the byte boundary for the rest of the circuitry. The ZID deletes the '0's by preventing the SR (shift register) from receiving a clocking pulse.
- 4) The FCS (which is a function of the data between the flags—not including the flags) is initialized and started at the detection of the byte boundary at the end of the opening flag. The FCS is computed each bit boundary until the closing flag is detected. Note that the received FCS has gone through the ZID during transmission.

### 18.9.2 The Byte Processor

Figure 18-15 is a block diagram of the byte processor (BYP). The BYP contains the registers and controllers necessary to perform the data manipulations associated with SDLC communications. The BYP registers may be read or written by the CPU over the 8044's internal bus



GIX and Turning and to lear a Figure 18-14. The Bit and Byte Processors

(IB), using standard 8044 hardware register operations. The 8044 register select PLA controls these operations. Three of the BYP registers connect to the IB through the IBS, a sub-bus which also connects to the CPU interrupt control registers.

Simultaneous access of a register by both the IB and the SIB is prevented by timing. In particular, RAM access is restricted to alternate internal processor cycles for the CPU and the SIU, in such a way that collisions do not occur.

As an example of the operation of the byte processor, the following sequence occurs in relation to the receive data:

 Assuming that there is an address field in the frame, the BYP takes the station address from the register file into temporary storage. After the opening flag,

- the next field (the address field) is compared to the station address in the temporary storage. If a match occurs, the operation continues.
- 2) Assuming that there is a control field in the frame, the BYP takes the next byte and loads it into the RCB register. The RCB register has the logic to update the NSNR register (increment receive count, set SES and SER flags, etc.).
- 3) Assuming that there is an information field, the next byte is dumped into RAM at the RBS location. The DMA CNT (RBL at the opening flag) is loaded from the DMA CNT register into the RB register and decremented. The RFL is then loaded into the RB register, incremented, and stored back into the register file.




Figure 18-15. The Byte Processor

4) This process continues until the DMA CNT reaches zero, or until a closing flag is received. Upon either event, the BYP updates the status, and, if the CRC is good, the NSNR register.


#### 18.10 DIAGNOSTICS

An SIU test mode has been provided, so that the on-chip CPU can perform limited diagnostics on the SIU. The test mode utilizes the output latches for P3.0 and P3.1 (pins 10 and 11). These port 3 pins are not useful as out-put ports, since the pins are taken up by the serial port functions. Figure 18-16 shows the signal routing associated with the SIU test mode.

Writing a 0 to P3.1 enables the serial test mode (P3.1 is set to 1 by reset). In test mode the P3.0 bit is mapped

into the received data stream, and the 'write port 3' control signal is mapped into the SCLK path in place of T1. Thus, in test mode, the CPU can send a serial data stream to the SIU by writing to P3.0. The transmit data stream can be monitored by reading P3.1. Each sucessive bit is transmitted from the SIU by writing to any bit in Port 3, which generates SCLK.

In test mode, the P3.0 and P3.1 pins are placed in a high voltage, high impedance state. When the CPU reads P3.0 and P3.1 the logic level applied to the pin will be returned. In the test mode, when the CPU reads 3.1, the transmit data value will be returned, not the voltage on the pin. The transmit data remains constant for a bit time. Writing to P3.0 will result in the signal being outputted for a short period of time. However, since the signal is not latched, P3.0 will quickly return to a high voltage, high impedance state.



The serial test mode is disabled by writing a 1 to P3.1. Care must be taken that a 0 is never written to P3.1 in the course of normal operation, since this causes the test mode to be entered.

Figure 18-17 is an example of a simple program segment that can be imbedded into the user's diagnostic program. That example shows how to put the 8044 into "Loop-back mode" to test the basic transmitting and receiving functions of the SIU.

Loop-back mode is functionally equivalent to a hardwire connection between pins 10 and 11 on the 8044.

In this example, the 8044 CPU plays the role of the primary station. The SIU is in the AUTO mode. The CPU sends the SIU a supervisory frame with the poll bit set and an RNR command. The SIU responds with a supervisory frame with the poll bit set and an RR command.

The operation proceeds as follows:

Interrupts are disabled, and the self test mode is enabled by writing a zero to P3.1. This establishes P3.0 as the data path from the CPU to the SIU. CTS (clear-to-send) is enabled by writing a zero to P1.7. The station address is initialized by writing 08AH into the STAD (station address register).

The SIU is configured for receive operation in the clocked mode and in AUTO mode. The CPU then transmits a supervisory frame. This frame consists of an jumps to the DONE loop.

opening flag, followed by the station address, a control field indicating that this is a supervisory frame with an RNR command, and then a closing flag.

Each byte of the frame is transmitted by writing that byte into the A register and then calling the subroutine XMIT8. Two additional SCLKs are generated to guarantee that the last bits in the frame have been clocked into the SIU. Finally the CPU reads the status register (STS). If the operation has proceeded correctly, the status will be 072H. If it is not, the program jumps to the ERROR loop and terminates.

The SIU generates an SI (SIU interrupt) to indicate that it has received a frame. The CPU clears this interrupt, and then begins to monitor the data stream that is being generated by the SIU in response to what it has received. As each bit arrives (via P3.1), it is moved into the accumulator, and the CPU compares the byte in the accumulator with 07EH, which is the opening flag. When a match occurs, the CPU identifies this as byte boundary, and thereafter processes the information byte-by-byte.

The CPU calls the RCV8 subroutine to get each byte into the accumulator. The CPU performs compare operations on (successively) the station address, the control field (which contains the RR response), and the closing flag. If any of these do not compare, the program jumps to the ERROR loop. If no error is found, the program jumps to the DONE loop.

```
MCS-51 MACRO ASSEMBLER DATA
  ISIS-II MCS-51 MACRO ASSEMBLER V2 0
OBJECT MODULE PLACED IN :F1: DATA OBJ
  ASSEMBLER INVOKED BY: asm51 : f1: date.man device(44)
   TANK OF DESCRIPTION OF THE PROPERTY OF THE PRO
  antee that the last bits in the frame have been clocked
 1 2 2 1000 75C800 3 INIT MOV STS.800H 0003 C281 4 CLR P3.1 0005 C297 5 CLR P1.7 0007 75CEBA 6 MOV STAD.88AM
                                                                                                                                                                                                                                                                                                                              nanection between pins 10 and 11 on the 8044.
                                                                                                                          8 CONFIGURE RECEIVE OPERATION
000A 75DB6A 10 MDV NSNR. #6AH ; NS(S)=3, SES=0, NR(S)=5, SER=0
000D 75C901 11 MDV SHD, #01H , NFCS=1
001D 75C9C2 12 MDV STB, #0C2H , TBF=1, AM=1
 TRANSMIT A SUPERVISORY FRAME FROM THE PRIMARY STATION WITH THE POLL 1. COLLABOR THE PRIMARY STATION WITH T
 284 11 J84 01 0013 747E 11 16 16 SEND: MOV
                                                                                                                                                                                                                                                             A, 87EH

XMITB

A, 86AH

XMITB

A, 86AH

XMITB

A, 8095H

A, 8095H
                                                                        0015 120066
0018 748A
19
 0018 /120066 20 CALL
001D 7495 21 MOV
001F 120066 22 CALL
0022 747E 23 MOV
                                                                                                                                                                                                                                                               XMITB
A, 67EH ; Receive closing flag
XMITB
P3. 0 ; Generate extra SCLK's to
P3. 0 initiate receive action
0022 747E 23 HJV
0024 120066 24 CALL
0027 0280 25 SETB
0029 0280 26 SETB
27
                                                                                                                                                                                                                                                             A. STS
A. 872H. ERROR
                                                                                                                                                                                                                             MOV
  and does to on state of the SVO 31 MI , PREPARE TO RECEIVE RUPL'S RESPONCE TO PRIMARY'S RNR
  ddress is initialized by writing 08AH into the STAD amount of the CPU performs compare oper
   011100 ed . 839 0030 c2cc 418 ed ( 34
                                                                                                                                                                                               RECV: CLR
                                                                                                                                                                                                                                                                                                                               ; Clear SI
; Clear ACC
; Try 12 times
                                                                                                                                                                                                                                                               SI
  0032 7400 1 89 36 BO MOV MOV
   quill margore sit , aragmos ton 38 set. Look for the Openino flac
                                                                                                                                                                                                                                                               P3.0 - Shart SCLK | GO SAT . Show OTUA ni San show bedson of C. P3.1 | Solid Translated data sint a supervisory frame. This same the state of the control of
 0036 D280 440
0036 A2B1 42
003A 13 43
                                                                                                                                                                                               WFLAG1: SETB
                                                                         0038 B280
0038 A281
003A 13
003B B47E03
                                                                                                                                                                                                                               RRC
                                                                                                                                                                                                                                                               A, #07EH, WFL91
                                                                                                                                                                                              CJNE
JMP
WFLG1: DJNZ
                                                                         003E 020046
0041 DBF3
0043 02005A
                                                                                                                                                                                                                                                                CNTINU
R3, WFLAG1
ERROR
                                                                                                                                                                  0046 12005C
0049 848A0E
004C 12005C
004F 848108
                                                                                                                                                                                                                                                             A, #OBAH, ERROR
                                                                                                                                                                                               CNTINU: CALL
                                                                                                                                                                                                                                                                                                                               ; Qet SIU's Transmitted address field
                                                                                                                                                                                                                                                               RCVB ; Primary expects to receive RR from SIU A, #0BIH. ERROR
                                                                                                                                                                                                                               CALL
                                                                                                                                                                                                                               C.INE
                                                                                                                                                                                                                              CALL
                                                                                                                                                                                                                                                               RCVB ; Receive closing flag
A, #07EH, ERROR
                                                                         0058 80FE
                                                                                                                                                                                               DONE .
                                                                                                                                                                                                                            JMP
                                                                                                                                                                                                                                                                DONE
                                                                         005A 80FE
                                                                                                                                                                                               ERROR:
                                                                                                                                                                                                                                                               RO, #08
P3.0
C, P3.1
                                                                         005C 7808
                                                                                                                                                                                                                             MOV
SETB
                                                                                                                                                                                                                                                                                                                                ; Initialize the bit counter
                                                                         005E D280
0060 A281
                                                                                                                                                                                                                                                                                                                                ; SCLK ; Transmitted data
                                                                                                                                                                                                                               MOV
                                                                          0062 13
                                                                                                                                                                                                                               RRC
                                                                         0063 DBE9
                                                                                                                                                                                                                                                                RO, GETBIT
                                                                                                                                                                                                                             MOV
                                                                                                                                                                                                                                                                RO. #9
                                                                                                                                                                                                                                                                                                                                Initialize the bit counter
                                                                                                                                                                                                                                                                                                                                ; Put the bit to be transmitted ; in the Carru
                                                                         0069 DB01
                                                                                                                                                                                                                             DJNZ
RET
                                                                                                                                                                                                                                                               RO, L1
                                                                                                                                                                                                                                                                                                                                          When all bits have been sent
                                                                                                                                                                                                                                                                                                                               ; If the carry bit is set, set ; port P3.0 else ; clear port P3.0
                                                                                                                                                                                                          L1:
                                                                                                                                                                                                                         JC
                                                                                                                                                                                                                                                               L2
                                                                         006E C2B0
0070 80F6
                                                                                                                                                                                                                                                               P3. 0
L3
                                                                         0072 D2B0
0074 B0F2
                                                                                                                                                                 82
83
84
                                                                                                                                                                                                         L2: SETB
                                                                                                                                                                                                                                                             P3. 0
```

Figure 18-17. Loop-Back Mode Software

### CHAPTER 19 8044 APPLICATION EXAMPLES

#### 19.0 8044 APPLICATIONS EXAMPLES

# 19.1 INTERFACING THE 8044 TO A MICROPROCESSOR

The 8044 is designed to serve as an intelligent controller for remote peripherals. However, it can also be used as an intelligent HDLC/SDLC front end for a microprocessor, capable of extensively off-loading link control functions for the CPU. In some applications, the 8044 can even be used for communications preprocessing, in addition to data link control.

This section describes a sample hardware interface for attaching the 8044 to an 8088. It is general enough to be extended to other microprocessors such as the 8086 or the 80186.

#### **OVERVIEW**

A sample interface is shown in Figure 19-1. Transmission occurs when the 8088 loads a 64 byte block of memory with some known data. The 8088 then enables the 8237A to DMA this data to the 8044. When the 8044 has received all of the data from the 8237A, it sends the data in a SDLC frame. The frame is captured by the Spectron Datascope®\* which displays it on a CRT in hex format.

In reception, the Datascope sends an SDLC information frame to the 8044. The 8044 receives the SDLC frame, buffers it, and sends it to the 8088's memory. In this example the 8044 is being operated in the NON-AUTO mode; therefore, it does not need to be polled by a primary station in order to transmit.

#### THE INTERFACE made at CR bas addition of nothing

The 8044 does not have a parallel slave port. The 8044's 32 I/O lines can be configured as a local microprocessor bus master. In this configuration, the 8044 can expand the ROM and RAM memory, control peripherals, and communicate with a microprocessor.

The 8044, like the 8051, does not have a Ready line, so there is no way to put the 8044 in wait state. The clock on the 8044 cannot be stopped. Dual port RAM could still be used, however, software arbitration would be the only way to prevent collisions. Another way to interface the 8044 with another CPU is to put a FIFO or queue between the two processors, and this was the method chosen for this design.

Figure 19-2 shows the schematic of the 8044/8088 interface. It involves two 8 bit tri-state latches, two SR flipflops, and some logic gates (6 TTL packs). The circuitry implements a one byte FIFO. RS422 transceivers are used, which can be connected to a multidrop link. Figure 19-3 shows the 8088 and support circuitry; the memory and decoders are not shown. It is a basic 8088 Min Mode

system with an 8237A DMA controller and an 8259A interrupt controller.

DMA Channel One transfers a block of memory to the tri-state latch, while Channel Zero transfers a block of data from the latch to 8088's memory. The 8044's Interrupt 0 signal vectors the CPU into a routine which reads from the internal RAM and writes to the latch. The 8044's Interrupt 1 signal causes the chip to read from the latch and write to its on-chip data RAM. Both DMA requests and acknowledges are active low.

Initially, when the power is applied, a reset pulse coming from the 8284A initializes the SR flip-flops. In this initialization state, the 8044's transmit interrupt and the 8088's transmit DMA request are active; however, the software keeps these signals disabled until either of the two processors are ready to transmit. The software leaves the receive signals enabled, unless the receive buffers are full. In this way either the 8088 or the 8044 are always ready to receive, but they must enable the transmit signal when they have prepared a block to transmit. After a block has been transmitted or received, the DMA and interrupt signals return to the initial state.

The receive and transmit buffer sizes for the blocks of data sent between the 8044 and the 8088 have a maximum fixed length. In this case the buffer size was 64 bytes. The buffer size must be less than 192 bytes to enable 8044 to buffer the data in its on-chip RAM. This design allows blocks of data that are less than 64 bytes, and accommodates networks that allow frames of varying size. The first byte transferred between the 8088 and the 8044 is the byte count to follow; thus the 8044 knows how many bytes to receive before it transmits the SDLC frame. However, when the 8044 sends data to the 8088's memory, the 8237A will not know if the 8044 will send less than the count the 8237A was programmed for. To solve this problem, the 8237A is operated in the single mode. The 8044 uses an I/O bit to generate an interrupt request to the 8259A. In the 8088's interrupt routine, the 8237A's receive DMA channel is disabled, thus allowing blocks of data less than 64 bytes to be received.

#### THE SOFTWARE VISCOSIA off asidealb bits sensiti

The software for the 8044 and the 8088 is shown in Table 19-1. The 8088 software was written in PL/M86, and the 8044 software was written in assembly language.

The 8044 software begins by initializing the stack, interrupt priorities, and triggering types for the interrupts. At this point, the SIU parameter registers are initialized. The receive and transmit buffer starting addresses and lengths are loaded for the on-chip DMA. This DMA is for the serial port. The serial station address and the transmit control bytes are loaded too.

- Hud aviscon and the strong I A regulary 1985




Figure 19-1. Block Diagram of 8088/8044 Interface Test

Once the initialization has taken place, the SIU interrupt is enabled, and the external interrupt which receives bytes from the 8088 is enabled. Setting the 8044's Receive Buffer Empty (RBE) bit enables the receiver. If this bit is reset, no serial data can be received. The 8044 then waits in a loop for either RECEIVE DMA interrupt or the SERIAL INT interrupt.

The RECEIVE DMA interrupt occurs when the 8237A is transferring a block of data to the 8044. The first time this interrupt occurs, the 8044 reads the latch and loads the count value into the R2 register. On subsequent interrupts, the 8044 reads the latch, loads the data into the transmit buffer, and decrements R2. When R2 reaches zero, the interrupt routine sends the data in an SDLC frame, and disables the RECEIVE DMA interrupt. After the frame has been transmitted, a serial interrupt is generated. The SERIAL INT routine detects that a frame has been transmitted and re-enables the RECEIVE DMA interrupt. Thus, while the frame is being transmitted through the SIU, the 8237A is inhibited from sending data to the 8044's transmit buffer.

The TRANSMIT DMA routine sends a block of data from the 8044's receive buffer to the 8088's memory. Normally this interrupt remains disabled. However, if a serial interrupt occurs, and the SERIAL INT routine detects that a frame has been received, it calls the SEND subroutine. The SEND subroutine loads the number of bytes which were received in the frame into the receive buffer. Register R1 points to the receive buff-

er and R2 is loaded with the count. The TRANSMIT DMA interrupt is enabled, and immediately upon returning from the SERIAL INT routine, the interrupt is acknowledged. Each time the TRANSMIT DMA interrupt occurs, a byte is read from the receive buffer, written to the latch, and R2 is decremented. When R2 reaches 0, the TRANSMIT DMA interrupt is disabled, the SIU receiver is re-enabled, and the 8044 interrupts the 8088.

The 8088 software simply transmits a block of data and receives a block of data, then stops. The software begins by initializing the 8237A, and the 8259A. It then loads a block of memory with some data and enables the 8237A to transmit the data. In the meantime the 8088 waits in a loop. After a block of data is received from the 8044, the 8088 is interrupted, and it shuts off the 8237A receive DMA.

#### CONCLUSION and bas grossesong owl and asserted

For the software shown in Table 19-1, the transfer rate from the 8088's memory to the 8044 was measured at 75K bytes/sec. This transfer rate largely depends upon the number of instructions in the 8044's interrupt service routine. Fewer instructions result in a higher transfer rate.

There are many ways of interfacing the 8044 locally to another microprocessor: FIFO's, dual port RAM with software arbitration, and 8255's are just a few. Alternative approaches, which may be more optimal for certain applications, are certainly possible.




Figure 19-2, 8044 Interface to the 8088




Figure 19-3. 8088 Min Mode System



Table 19-1. Transmit and Receive Software for an 8044/8088 System

LOC OBJ	LINE	SOURCE						
	0010	Sdebug	title	(8044/8088	INTERFACE	) vov	60	1067 FG
	2	THE LEGISLAND		103.		INC		
	3							
0000	4	FIRST_BY		BIT 0				
	5				THE			
0000	6		ORG	0				
0000 8024	7		SJMP	INIT				
	8							
0026	9		ORG	26H				
	10							
0026 7581AA	11	INIT:	MOV	SP, #170	; INITI	ALIZE STAC		
0029 75B800	12	нт от явт	MOV	IP, #00			S ARE EQUAL P	RIORITY
002C 75C954	12			SMD, #54H	The P. P. St. St. St.		OW, NRZI, PRE-	
002F 758844	-	IST BYTE IN	MOV				D EXTERNAL IN	
	15	COUNT					ED EXTERNAL I	
	16	171000	CIAL 2 PAGE	7.3-4		RION		
0032 758DEC	17		MOV	TH1, #0ECH	H ; INITI	ALIZE TIM	ER, 3125 BPS	
0035 758920	18		MOV	TMOD, #20		R 1 AUTO R		
	19				HYDDO			
0038 75DC6A	20		MOV	TBS, #106			METER REGIST	ERS
003B 75DB40	21		MOV		LOCLIMP			0.18
003E 75CC2A	22		MOV	RBS, #42				
0041 75CB40	23		MOV	RBL, #64				
0044 75CE55	24		MOV	STAD, #55H	1		82 TRAN	
0047 75DA11	25		MOV	The state of the s	0001B; RR, P	/F=1		
	26		STYSO		A, (DR.)			
004A 901000	27		MOV	DPTR, #100	OH ; DPTR	POINTS TO	TRI-STATE LAT	CH OT ATO
004D D200	28		SETB	FIRST_BY7			TE FIRST BYTE	07B 09
	29						TERRUPT ROUT	INE AC OTO
004F D2CE	30		SETB	RBE		Y TO RECE		
0051 75A894	31	TERRUPT	MOV	IE, #1001010	OOB ; ENAR	LE RECEIV	E DMA AND SIU	INTERRUPT
MINATE DMA	32	INTERRUPT			Pl 4			
0054 80FE	33		SJMP	\$	; WAIT	HERE FOR	INTERRUPTS	
	34							
0056 80FE	35	ERROR:	SJMP	ERROR				
	36 +	-1 \$EJ					94 L3;	
							56.	
	37	;*******	******	*******	SUBROUT	INES **	************	******
0050 050000	38	CENID	11011		TVD CO		97	
0058 85CD29	39		MOV	41, RFL			LOCK IS COUNT	1800
005B 7929	40		MOV	R1, #41			OF DATA	
005D AACD	41		MOV	R2, RFL	; LOAD	COUNT		
005F 0A	42		INC	R2	LOCLIME		101	087
0060 D2A8	43		SETB	EX0	; ENAE		ANSMIT INTER	RUPT
0062 22	44		RET					
	45							
	4/1		AFKAD					
	48		******	** INTER	RUPT SERV	ICE ROUTIN	JES *******	*********
	40			INTER		CE ROUTH	108	
0063	50	LOC_TMP	SET	OR HERE	SET II	PINTERRII	PT TABLE JUMP	
0013	51		ORG	0013H				
0013 020063	52		LJMP	RECEIVE_I	OMA IN			
0063	53		ORG	LOC_TMP	. IIII			
	00		ONO	LOC_I IVII				
3003	54							

	30								
0063 10000E	57	JBC	FIRST_BYTE	, L1 ; THE	FIRST BY	TE TRANSFI	ERRED	IS THE CO	UNT
	58					SOURCE			
0066 E0	59	MOVX	A, @DPTR		THE LA				
0067 F6	60	MOV	@R0, A	; PUT	IT IN TRA	<b>ANSMIT BU</b>	FFER		
0068 08	61	INC	RO						
0069 DA08	62	DJNZ	R2, L2	; AFTE	ER READI	NG BYTES,	£		
	63		A.FI: 0	TIE	YTE	FIRSTLE	4		
006B D2CF	64	SETB	TBF	SENI	DATA				
006D D2CD	65	SETB	RTS	0	ORG		9		
006F D200	66	SETB	FIRST_BYTE	TIMI					
0071 C2AA	67	CLR	EX1				8		
0071 CZAA	68	CLK	LAI						
0073 32	69 L2:	RETI							
0073 32		ATS EXILAI			MON				
0074 786A	70					ER TO THE	TDAN	CMITAL	
E-FRAME SYNC				; RUIS	A PUINI	TING ADDI	IKAN	SMII	
			Dillonnes	; BUFI	EK SIAK	TING ADDI	KESS		
0076 E0	13	MOVX	A, @DPIR				10		
0077 FA				; R2 F0	OR THE C	OUNT			
0078 32	75	RETI	LEVEL SO / TOO DATE : ESPTY				77		
	768 2018, 3170			THI, 10E					
0079		MPSET		TMOD, #					
0003	78	ORG	0003H						
0003 020079	79	LJMP			MOA				
0079	80	ORG					21	750040	
	81				VOM				
					MOV		23		
		SMIT_DMA							
	83								
0079 E7	84	MOV	A, @R1			UT OF THE			
	185 ATRIBITO					THE LATCH			
007B 09	86 29 3TA	INCIT	R1		SEIB				
007C DA08				; WHE	N ALL BY	YTES HAVE	BEEN	SENT	
	BIVE 88	DY TO REC			SELE				
007E C2A8	VEDMA A 188	CLR	IE. 0 80010	100 ; DISA	BLE INTE	ERRUPT		75A894	
0080 C294		CLR	P1. 4						
	90	CLK	F1. 4	; CAUS		NTERRUPT '	TO TE	RMINATE	
	90 2191) 8 8 9 1 1 1 8					NTERRUPT '	TO TEI	RMINATE	DMA
0082 D294				2	SE 8088 IN	NTERRUPT			DMA
0082 D294	R INTERRILIES	SETB	P1. 4	; ENA	SE 8088 IN	EIVER AGA		SOFE	AMD
0082 D294	R INTERRILIES 92	SETB	P1. 4	2	SE 8088 IN	EIVER AGAI	33 3 <b>/</b> 35		AMD
0082 D294 0084 D2CE	91) 93 92 93	SETB SETB	P1. 4	; ENA	SE 8088 IN	EIVER AGA	33 3 <b>/</b> 35	SOFE	AMD
0082 D294 0084 D2CE	91) 93 94 L3: 95	SETB SETB RETI	P1. 4 RBE	; ENA	SE 8088 IN	EIVER AGAI	33 3 <b>/</b> 35	SOFE	AMD
0082 D294 0084 D2CE 0086 32	91 92 92 93 94 L3: 95 96	SETB SETB RETI	P1. 4 RBE	; ENA)	SE 8088 IN	EIVER AGAI	35 35 36	SOFE	AMD
0082 D294 0084 D2CE 0086 32	91 92 93 94 L3: 95 96 97	SETB SETB RETI	PI. 4 RBE	; ENAI	SE 8088 IN	EIVER AGAI	38 36 36 36	SOFE	0056 0056
0082 D294 0084 D2CE 0086 32	91 92 93 94 L3: 95 96 97 98 LOC_T	SETB SETB RETI	P1.4 RBE	ERROR ERROR	SE 8088 IN	EIVER AGAI	33 36 36 37 37	SOFE	0058 0058
0082 D294 0084 D2CE 0086 32 0087 0023	91 92 93 94 L3: 95 96 97 98 LOC_T	SETB SETB RETI MPSET ORG	P1. 4 RBE	ERROR ERROR 11, RFL	SE 8088 IN	EIVER AGAI	35 35 36 36 37 38 38	80FE 80FE 85CD29	AMC 0056 0056 0058 0058 0058
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087	91 92 93 94 L3: 95 96 97 98 LOC_T 99	SETB SETB RETI MP SET ORG LJMP	P1. 4 RBE	ERROR ERROR 11, RFL	SE 8088 IN	EIVER AGAI	33 35 35 36 37 37 38 39	80FE 80FE 80FE 1929 1929 AACD	AMC 0056 0056 0058 0058 0058
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087	91 92 93 94 L3: 95 96 97 98 LOC_T. 99	SETB SETB RETI MP SET ORG LJMP ORG	P1. 4 RBE  \$ 0023H SERIAL_INT LOC_TMP	ERROR ERROR 41, RFL RL, #41 R2, RFL R2	BLE RECE	EIVER AGAI	33 35 35 36 37 38 39 40 40	80FE 80FE 80FE 1929 1929 AACD 6A	0058 0058 0058 0058 0057
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102	SETB SETB RETI MPSET ORG LJMP ORG	P1. 4 RBE  \$ 0023H SERIAL_INT LOC_TMP	ERROR ERROR 41, RFL RL, #41 R2, RFL	BLE RECE	EIVER AGAI	33 38 38 38 36 36 36 38 38 38 38 38 38 40 40 40 40 40 40 40 40 40 40 40 40 40	80FE 80FE 80FE 7929 AACD 0A D2A8	0058 0058 0058 0058 0057
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI	SETB SETB RETI MPSET ORG LJMP ORG	P1. 4 RBE  \$ 0023H SERIAL_INT LOC_TMP	ERROR ERROR 41, RFL RL, #41 R2, RFL R2	BLE RECE	EIVER AGAI	33 36 36 37 38 38 38 39 40 40 40 40 40 40 40 40 40 40 40 40 40	80FE 80FE 80FE 7929 AACD 0A D2A8	0058 0058 0058 0058 0057 0060
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI 104	SETB SETB RETI MPSET ORG LJMP ORG	P1. 4 RBE  \$ 0023H SERIAL_INT LOC_TMP	ERROR ERROR 41, RFL RI, #41 R2, RFL R2, RFL EXO	BLE RECE	ERROR: ERROR: 1921 1921 1921 1921 1921 1921 1921 192	33 36 35 36 37 38 38 38 40 40 40 40 40 40 40 40 40 40 40 40 40	80FE 80FE 80FE 7929 AACD 0A D2A8	0058 0058 0058 0058 0057 0060
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 T4T3FSE	91 92 93 94 95 96 97 98 LOC_T. 99 100 101 102 103 SERIAI 104 105	SETB SETB RETI MPSET ORG LJMP ORG	P1. 4 RBE  \$ 0023H SERIAL_INT LOC_TMP	ERROR ERROR 41, RFL RI, 441 R2, RFL EXO EXO	BLE RECE	EIVER AGAI	33 36 36 37 38 38 38 40 41 42 43 43 44	80FE 80FE 80FE 7929 AACD 0A D2A8	0058 0058 0058 0058 0057 0060
0082 D294 0084 D2CE 0086 32 0087 TM 0023 0023 020087 0087 30CE06 008A 30CF0B	91 92 93 94 L3: 95 96 97 98 LOC_T: 99 100 101 102 103 SERIAI 104 105 106	SETB SETB RETI MPSET ORG LJMP ORG LINT: JNB JNB	\$ 0023H SERIAL_INT LOC_TMP	ERROR ERROR 41, RFL R1, #41 R2, RFL R2, RFL R2, RFL R2, RFL R3, RFL R40 R2, RFL R40 R2, RFL R40 R2, RFL R40 R40 R40 R40 R40 R40 R40 R40 R40 R40	BLE RECE	EIVER AGAI	33 36 36 37 38 38 38 40 41 42 43 43 44	80FE 80FE 80FE 7929 AACD 0A D2A8	0058 0058 0058 0058 0057 0060
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 T4T3FSE	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI 104 105 106 107	SETB SETB RETI  MP SET ORG LJMP ORG  LINT: JNB JNB LJMP	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR	; ENAI RORAR IAI, IAI IAI, IAI IAI IAI IAI IAI IAI IAI IAI IAI IAI	BLE RECE	EIVER AGAI	33 36 36 37 38 38 38 40 41 42 43 43 44	80FE 80FE 80FE 7929 AACD 0A D2A8	0058 0058 0058 0058 0057 0060
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI 104 105 106 107 108	SETB SETB RETI  MP SET ORG LJMP ORG  LINT: JNB JNB LJMP	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR	RROR BRROR BL, RFL RI, MI RZ, RFL RX, SER RX,	A FRAMI A FRAMI EITHER E	E RECEIVEL E TRANSMI	33 37 38 38 38 41 43 43 44 44 45 46 47 48 48 48 48 48 48 48 48 48 48 48 48 48	80FE 80FE 1928 1928 AACD 0A D2A8	0058 0058 0058 0058 0057 0060
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056	91 92 93 94 L3: 95 96 97 98 LOC_T: 99 100 101 102 103 SERIAI 104 105 106 107 108 109 RCV:	SETB SETB RETI  MP SET ORG LJMP ORG  LINT: JNB JNB LJMP JB	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR  BOV, ERROR	; ENAI RORRA IPA IA IAA IA IAA IA IAA IA IAA IA IAA IA IAA IA IAA IAA IAA IAA	A FRAMIA FRAMIEITHER E	E RECEIVER E TRANSMI RROR	EE INE TED	80FE 80FE 1929 1929 AACD D2A8 0A 22	0058 0058 0058 0058 0059 0059
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056 0090 20CBC3 0093 1158	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI 104 105 106 107 108 109 RCV:	SETB SETB RETI  MP SET ORG LJMP ORG LINT: JNB JNB LJMP JB CALL	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR  BOV, ERROR SEND	; ENAI RORRA IPA IA IAA IA IAA IA IAA IA IAA IA IAA IA IAA IA IAA IAA IAA IAA	A FRAMIA FRAMIEITHER E	E RECEIVER E TRANSMI RROR	EE INE TED	80FE 80FE 1929 1929 AACD D2A8 0A 22	8200 8200 8200 8200 9200 900 900 900 900 900 900 900
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056 0090 20CBC3 0093 1158 0095 C2CC	91 92 93 94 95 96 97 98 LOC_T. 99 100 101 102 103 SERIAI 104 105 106 107 108 109 RCV:	SETB SETB RETI  MP SET ORG LJMP ORG LINT: JNB JNB LJMP JB CALL CLR	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR  BOV, ERROR SEND SI	; ENAI	A FRAME A FRAME EITHER E UFFER OV	E RECEIVEL E TRANSMI	TTED  BE  BE  BE  BE  BE  BE  BE  BE  BE	80FE 80FE 1928 1928 AACD DAA DZA8 22	0058 0058 0058 0057 0067 0067 0067
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056 0090 20CBC3 0093 1158	91 92 93 94 L3: 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI 104 105 106 107 108 109 RCV:	SETB SETB RETI  MP SET ORG LJMP ORG LINT: JNB JNB LJMP JB CALL	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR  BOV, ERROR SEND SI	; ENAI	A FRAMI A FRAMI A FRAMI EITHER E	E RECEIVER E TRANSMI RROR	NE SE	80FE 80FE 1929 1929 AACD D2A8 0A 22	0058 0058 0058 0050 0050 0060 0060 0065 0060
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056 0090 20CBC3 0093 1158 0095 C2CC	91 92 93 94 95 96 97 98 LOC_T. 99 100 101 102 103 SERIAI 104 105 106 107 108 109 RCV:	SETB SETB RETI  MP SET ORG LJMP ORG LINT: JNB JNB LJMP JB CALL CLR	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR  BOV, ERROR SEND SI	; ENAI	A FRAME A FRAME EITHER E UFFER OV	E RECEIVER E TRANSMI RROR	TTED	80FE 80FE 1928 1928 AACD DAA DZA8 22	0058 0058 0058 0057 0067 0067 0067
0082 D294 0084 D2CE 0086 32 0087 0023 0023 020087 0087 30CE06 008A 30CF0B 008D 020056 0090 20CBC3 0093 1158 0095 C2CC	91 92 93 94 95 96 97 98 LOC_T 99 100 101 102 103 SERIAI 104 105 106 107 108 109 RCV: 111 111	SETB SETB RETI  MP SET ORG LJMP ORG LINT: JNB JNB LJMP JB CALL CLR	\$ 0023H SERIAL_INT LOC_TMP  RBE, RCV TBF, XMIT ERROR  BOV, ERROR SEND SI	; ENAI	A FRAMI A FRAMI EITHER E	E RECEIVER E TRANSMI RROR	NE SE	80FE 80FE 1928 1928 AACD DAA DZA8 22	0058 0058 0058 0050 0050 0060 0060 0065 0060

SYMBOL TABLE LISTING			1able 19-2, PL			RETI		115	009A D2AA 009C 32
SYMBOL TABLE LISTING  NAME TYPE VALUE ATTRIBUTES  BOV B ADDR 00C8H.3 A ERROR C ADDR 0056H A EXO B ADDR 00A8H.0 A EXI B ADDR 00A8H.2 A FIRST_BYTE B ADDR 0020H.0 A IE D ADDR 00A8H A IIIT C ADDR 0056H A III C ADDR 0074H A II C ADDR 0074H A II C ADDR 0086H A II C ADDR 0080H A II C ADDR 008H A II C ADDR 009H A I	TITES-III					KLII			0070 32
NAME	JUCOM TOSH					END			
NAME	ANI RELIEF		ED BY: PLM86.86 :F1:			END		118	
NAME									
NAME							NG	ABLE LISTI	SYMBOL TAB
BOV			OUEDGO						
BOV B ADDR 00C8H.3 A ERROR C ADDR 0056H A EXO B ADDR 00A8H.0 A EXI B ADDR 00A8H.0 A EXI B ADDR 00A8H.2 A FIRST_BYTE B ADDR 0020H.0 A IE D ADDR 00A8H A INIT C ADDR 0056H A IP D ADDR 008H A LI C ADDR 0074H A L2 C ADDR 0074H A L3 C ADDR 0086H A L3 C ADDR 0087H A L4 C ADDR 0086H A L5 C ADDR 0087H A L6 C ADDR 0087H A L7 C ADDR 0088H A L8 D ADDR 00C8H.6 A R8 B ADDR 00C8H.6 A R8 D ADDR 00C8		HILLS	PIRITES	T A	LUE	VA	TVPF		NAME
BOV B ADDR 00C8H.3 A ERROR C ADDR 0056H A EXO B ADDR 00A8H.0 A EXI B ADDR 00A8H.2 A EXI B ADDR 00A8H.2 A FIRST_BYTE B ADDR 0020H.0 A IE D ADDR 00A8H A III C ADDR 0026H A III C ADDR 0026H A III C ADDR 0074H A III C ADDR 0073H A III C ADDR 0086H A III D ADDR 0080H A III D ADDR 0090H A III D ADDR 00C8H.6 A III D ADDR 00C8H.6 A III D ADDR 00C8H A III D ADDR	1	1909		A.1	LUL				NAME
ERROR C ADDR 0056H A EXO B ADDR 00A8H.0 A EXI B ADDR 00A8H.2 A FIRST_BYTE B ADDR 0020H.0 A IE D ADDR 00A8H A IIIT C ADDR 0026H A IP D ADDR 0088H A III C ADDR 0074H A II C ADDR 0074H A II C ADDR 0086H A II C ADDR 0086H A II D ADDR 0087H A II D ADDR 0080H A II D ADDR 006H A II D ADDR 006H A II D ADDR 006H A II D ADDR 00C8H.6 A II D ADDR 00C8H.6 A II D ADDR 00C8H A II D ADDR 00C9H A II D AD					янз д	000	R ADDR		ROV
EXO	1 8		DECLARE						
EXI			TIJ	LITERALLY					
FIRST_BYTE									
IE . D ADDR								F	
INIT								L	
IP			XHIT_BUFFER(64)						
L1									
L2			1.470%						
L3 C ADDR 0086H A ADDR 0087H A ADDR 0087H A ADDR 0087H A ADDR 0090H A ADDR 00C8H.6 A ADDR 00C8H.6 A ADDR 00C8H A ADDR 00C8H A ADDR 00C8H A ADDR 00C8H A ADDR 00C9H A ADDR 00C9H A ADDR 00C9H A ADDR 00C8H.5 A ADDR 00C8H.5 A ADDR 00C8H.5 A ADDR 00C8H A ADDR 00C8				GREAT PORTS					
C									
P1									
RBE									
RBL			SINGLE_HASK_37						
RBS									
RCV									
RECEIVE_DMA			CLEAR_BYTE_FTR_30						
RFL D ADDR 00C9H A  RTS B ADDR 00C8H.5 A  SEND C ADDR 0058H A  SERIAL_INT C ADDR 0087H A  SI B ADDR 00C9H A  SI B ADDR 00C9H A  SP D ADDR 00C9H A  STAD D ADDR 00C9H A  TBF B ADDR 00C9H A  TBF B ADDR 00C9H A  TBS D ADDR 00C9H A  TBS D ADDR 00C9H A  TBL D ADDR 00C9H A  TBL D ADDR 00C9H A  TBL D ADDR 00C9H A  TBS D ADDR 00C9H A  TCON D ADDR 00C9H A  T				TIJ					
RTS								OMA .	
SEND			ROUA 1HO						
SERIAL_INT			THU COUNTY						
SERIAL_INI									
SMD								Τ	
SP . D ADDR . 0081H A STAD . D ADDR . 00CEH A TBF . B ADDR . 00C8H,7 A TBL . D ADDR . 00DBH A TBS . D ADDR . 00DCH A TCB . D ADDR . 00DCH A TCON . D ADDR . 0088H A TTH . D ADDR . 0089H A TMOD . D ADDR . 0089H A TRANSMIT_DMA . C ADDR . 0079H A XMIT . C ADDR . 0098H A  REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044									
STAD				T ASSIDERER					
TBF						and the same of			
TBL			138_043	71.1					
TBL				TIJ					
TCON			CH3_EEL.						
TCON			SHRITE_XFER *						
TCON			DEMAND HODE		AH A	00D	D ADDR		
TMOD D ADDR 0089H A TRANSMIT_DMA . C ADDR 0079H A XMIT C ADDR 0098H A  REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044							D ADDR		
TRANSMIT_DMA . C ADDR 0079H A  XMIT C ADDR 0098H A  REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044				11.	OH A	008	D ADDR		
REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044					H A	008	D ADDR		TMOD
REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044		TOBUBB	TOBLE		H A	0079	C ADDR	_DMA .	TRANSMIT_D
REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044					H A	009	C ADDR		XMIT
REGISTER BANK(S) USED: 0, TARGET MACHINE(S): 8044			SE FINS BUTARS						
ASSEMBLY COMPLETE NO EDDODS FOLIND				8044	CHINE(S	RGET M	USED: 0, TAR	R BANK(S)	REGISTER B
ASSEMBLY COMPLETE, NO ERRORS FOUND				LIT					
The second secon			98_SH20 98_GH20		IND	ORS FOU	TE, NO ERRO	Y COMPLE	ASSEMBLY (
112214D 112 VG MOI		OI .	VG_5901	113	79 2 22 79 482				
SPENDI . LIT 69 WILL			1CN4_88						

OUTFUT (BINGLE MASK 27) = AOH) NAIT=FALSE) END:

Table 19-2. PL/M-86 Compiler Rupi/8088 Interface Example

```
SERIES-III PL/M-86 V1. O COMPILATION OF MODULE RUPI_88
OBJECT MODULE PLACED IN : F1: R88. OBJ
COMPILER INVOKED BY: PLM86. 86 : F1: R88. SRC
              $DEBUG
              STITLE
                      ('RUPI/8088 INTERFACE EXAMPLE')
              RUPI_88: DO;
   2
      1
                  DECLARE
                  LIT
                                                    'LITERALLY'
                                       LITERALLY
                  TRUE
                                       LIT
                                                    '01H',
                  FALSE
                                       LIT
                                                    0020H.0 A
                  RECV_BUFFER(64)
                                       BYTE,
                                                   'OFFDH',
'OFFDH',
'OFFDH',
'OFFDH',
'OFFDH',
'OFFDH',
                   XMIT_BUFFER(64)
                                       BYTE
                                       BYTE,
                  WAIT
                                       BYTE,
                                   /* 8237 PORTS*/
                  MASTER_CLEAR_37
                                       LIT
                  COMMAND_37
                                       LIT
                  ALL_MASK_37
SINGLE_MASK_37
                                       LIT
                                       LIT
                  STATUS_37
REQUEST_REG_37
                                       LIT
                                       LIT
                   MODE REG 37
                                       LIT
                   CLEAR_BYTE_PTR_37
                                       LIT
                                                    'OFFDCH',
                                                    'OFFDOH',
                  CHO_ADDR
                                       LIT
                  CHO_COUNT
                                       LIT
                   CH1_ADDR
                                       LIT
                                                    'OFFD2H',
                                                    'OFFD3H'
                   CH1_COUNT
                                       LIT
                                                    'OFFD5H'
                  CH2_ADDR
                                       LIT
                  CH2_COUNT
                                       LIT
                  CH3_ADDR
                                       LIT
                                                    'OFFD6H',
                  CH3_COUNT
                                       LIT
                                                    'OFFD7H'
                          /* 8237 BIT ASSIGNMENTS */
                  CHO_SEL
CH1_SEL
CH2_SEL
                                       LIT
                                                    '00H',
                                                    '01H',
                                       LIT
                                       LIT
                  CH3_SEL
                                                    '03H',
                                       LIT
                                                    104H1,000
                   WRITE_XFER
                                       LIT
                   READ XFER
                                       LIT
                                                    '08H',
                  DEMAND_MODE
                                       LIT
                   SINGLE MODE
                                                    '40H', 8800
                                       LIT
                                                    'BOH',
                  BLOCK_MODE
                                       LIT
                                                    '04H',
                  SET_MASK
                                       LIT
            SEJECT
                             /* 8259 PORTS */
                                                  'OFFEOH'
                STATUS_POLL_59
                                     LIT
                                            REGISTER BANKIS) USED: 0, TARGET M, HO3770'S): 8044
                 ICW1_59
                                     LIT
                OCW1_59
                                     LIT
                                                  'OFFE1H',
                                                  ASSEMBLY COMPLETE, NO ERRORS PO, 'HOBFO'
                 DCW2_59
                                     LIT
                 OCW3_59
                                     LIT
                 ICW2_59
                                     LIT
                                                  'OFFE1H',
                 ICW3_59
                                     LIT
                                                  'OFFE1H'
                                                  'OFFE1H';
                                     LIT
                         /* INTERRUPT SERVICE ROUTINE */
            OFF_RECV_DMA: PROCEDURE INTERRUPT 32;
 3
     1
     2
                OUTPUT(SINGLE_MASK_37)=40H;
     2
 5
                WAIT=FALSE;
 6
                END;
```

```
1
                DISABLE:
                          /* INITIALIZE 8237 */
  8
                DUTPUT (MASTER_CLEAR_37)
                                         =0;
                DUTPUT (COMMAND_37)
                                         =040H;
  10
                DUTPUT (ALL_MASK_37)
                                         =OFH:
                                         =(SINGLE_MODE OR WRITE_XFER OR CHO_SEL);
  11
                OUTPUT (MODE_REG_37)
  12
                OUTPUT (MODE_REG_37)
                                         =(SINGLE_MODE OR READ_XFER OR CH1_SEL);
  13
                DUTPUT (CLEAR_BYTE_PTR_37)
                                         =0:
  14
                DUTPUT (CHO_ADDR)
                                         =OOH:
  15
                DUTPUT (CHO_ADDR)
                                         MAOH:
  16
                OUTPUT (CHO_COUNT)
                                         =64:
  17
                DUTPUT (CHO_CDUNT)
                                         =00:
                                         using the 8044 (RUPI) to implement a primary static (HO4=
  18
                OUTPUT (CH1_ADDR)
                OUTPUT (CH1_ADDR)
                                         and a secondary station. The design was implement at 100=
  19
                DUTPUT (CH1_COUNT)
  20
                                         =64:
  21
                OUTPUT (CH1_COUNT)
                                         =00;
 The none vietnoss sale of be /* INITIALIZE 8259 */
 22 1 1 1 0 OUTPUT (ICW1_59)
                                        =13H; /*SINGLE MODE, EDGE TRIGGERED
                                               INPUT, 8086 INTERRUPT TYPE*/
                                         =20H; /*INTERRUPT TYPE 32*/
  23
                DUTPUT (ICW2 59)
  24
                OUTPUT (ICW4_59)
                                         =03H; /*AUTO-E0I*/
     on whichtie
                                         =OFEH; /*ENABLE INTERRUPT LEVEL O*/
  25
      1
                DUTPUT (DCW1 59)
     ALOR SEJECT
                CALL SET*INTERRUPT (32, OFF_RECV_DMA); /*LOAD INTERRUPT VECTOR LOCATION*/
  27 1 XMIT_BUFFER(0)=64; /*THE FIRST BYTE IN THE BLOCK OF DATA IS THE NUMBER
                                OF BYTES TO BE TRANSFERED; NOT INCLUDING THE FIRST BYTE*/
    in the first pyt
                DO I= 1 TO 64; /* FILL UP THE XMIT_BUFFER WITH DATA */
  28
    נוניתפרץ אפובית
  29
                XMIT_BUFFER(I)=I;
  30
     2 END;
    ndary stapon
  31
                OUTPUT (ALL_MASK_37)=OFCH;
                                         /*ENABLE CHANNEL 1 AND 2 */
                ENABLE;
  32
                WAIT=TRUE;
  33
  34
                DO WHILE WAIT;
    or. The physic
                             /* A BLOCK OF DATA WILL BE TRANSFERRED TO THE RUPI.
                END;
  SOUTH BOTTON SELECTION OF DATA IT WILL
SEND IT TO THE 8088 MEMORY AND INTERRUPT THE 8088.
                                    THE INTERRUPT SERVICE ROUTINE WILL SHUT OFF THE DMA
CONTROLLER AND SET 'WAIT' FALSE */
      nts and frame
                DO WHILE 1:
      2 hovistor as
  37
                END;
1 Sept 1 Sept END, 100 Set of Visbators settles up for
since there are acknowledgements between secondar
MODULE INFORMATION:
    CODE AREA SIZE = OOD7H
                               215D
    CONSTANT AREA SIZE = OOOOH OD
    VARIABLE AREA SIZE = 0082H
                               130D
    MAXIMUM STACK SIZE = 001EH
                                30D
124 LINES READ
O PROGRAM WARNINGS
O PROGRAM ERRORS
END OF PL/M-86 COMPILATION
```

# A HIGH PERFORMANCE NETWORK USING THE 8044

#### 19.2.1 Introduction

This section describes the design of an SDLC data link using the 8044 (RUPI) to implement a primary station and a secondary station. The design was implemented and tested. The following discussion assumes that the reader understands the 8044 and SDLC. This section is divided into two parts. First the data link design example is discussed. Second the software modules used to implement the data link are described. To help the reader understand the discussion of the software, flow charts and software listings are displayed in Appendix A and Appendix B, respectively.

#### Application Description

This particular data link design example uses a two wire half-duplex multidrop topology as shown in figure 19-4. In an SDLC multidrop topology the primary station communicates with each secondary station. The secondary stations communicate only to the primary. Because of this hierarchial architecture, the logical topology for an SDLC multidrop is a star as shown in figure 19-5. Although the physical topology of this data link is multidrop, the easiest way to understand the information flow is to think of the logical (star) topology. The term data link in this case refers to the logical communication pathways between the primary station and the secondary stations. The data links are shown in figure 19-5 as two way arrows.

The application example uses dumb async terminals to interface to the SDLC network. Each secondary station has an async terminal connected to it. The secondary stations are in effect protocol converters which allows any async terminal to communicate with any other async terminal on the network. The secondary stations use an 8044 with a UART to convert SDLC to async. Figure 19-6 displays a block diagram of the data link. The primary station, controls the data link. In addition to data link control the primary provides a higher level layer which is a path control function or networking layer. The primary serves as a message exchange or switch. It receives information from one secondary station and retransmits it to another secondary station. Thus a virtual end to end connection is made between any two secondary stations on the network.

Three separate software modules were written for this network. The first module is a Secondary Station Driver (SSD) which provides an SDLC data link interface and a user interface. This module is a general purpose driver which requires application software to run it. The user interface to the driver provides four functions: OPEN,

CLOSE, TRANSMIT, and SIU\_RECV. Using these four functions properly will allow any application software to communicate over this SDLC data link without knowing the details of SDLC. The secondary station driver uses the 8044's AUTO mode.

The second module is an example of application software which is linked to the secondary station driver. This module drives the 8251A, buffers data, and interfaces with the secondary station driver's user interface.

The third module is a primary station, which is a standalone program (i.e., it is not linked to any other module). The primary station uses the 8044's NON-AUTO or FLEXIBLE mode. In addition to controlling the data link it acts as a message switch. Each time a secondary station transmits a frame, it places the destination address of the frame in the first byte of the information or I field. When the primary station receives a frame, it removes the first byte in the I field and retransmits the frame to the secondary station whose address matches this byte.

This network provides two complete layers of the OSI (Open Systems Interconnection) reference model: the physical layer and the data link layer. The physical layer implementation uses the RS-422 electrical interface. The mechanical medium consists of ribbon cable and connectors. The data link layer is defined by SDLC. SDLC's use of acknowledgements and frame numbering guarantees that messages will be received in the same order in which they were sent. It also guarantees message integrity over the data link. However this network will not guarantee secondary to secondary message delivery, since there are acknowledgements between secondary stations.

#### 19.2.2 Hardware

The schematic of the hardware is given in figure 19-7 The 8251A is used as an async communications controller, in support of the 8044. TxRDY and RxRDY on the 8251A are both tied to the two available external interrupts of the 8044 since the secondary station driver is totally interrupt driven. The 8044 buffers the data and some variables in a 2016 (2K x 8 static RAM). The 8254 programmable interval timer is employed as a programmable baud rate generator and system clock driver for the 8251A. The third output from the 8254 could be used as an external baud rate generator for the 8044. The 2732A shown in the diagram was not used since the software for both the primary and secondary stations used far less than the 4 Kbytes provided on the 8744. For the async interface, the standard RS-232




Figure 19-4. SDLC Multidrop Topology

mechanical and electrical interface was used. For the SDLC channel, a standard two wire three state RS-422 driver is used. A DIP switch connected to one of the available ports on the 8044 allows the baud rate, parity, and stop bits to be changed on the async interface. The primary station hardware does not use the USART, 8254, nor the RS-232 drivers.

#### 19.2.3 SDLC Basic Repertoire

The SDLC commands and responses implemented in the data link include the SDLC Basic Repertoire as defined in the IBM SDLC General Information manual. Table 19-3 shows the commands and responses that the primary and the secondary station in this data link design recognize and send.






Figure 19-5. SDLC Logical Topology





and the figure 19-7. Schematic of Async/SDLC Secondary Station Protocol Converter of Classical Station Protocol Converter of C

#### Responses Implemented for This Design

#### **PRIMARY STATION**

	Responses Recognized	Commands Sent
Unnumbered	UA DM FRMR *RD	SNRM
Supervisory	RR RNR	RR RNR
Information	1	1

#### SECONDARY STATION

	Commands Recognized	Responses Sent
Unnumbered	SNRM DISC *TEST	UA DM FRMR *RD *TEST
Supervisory	RR RNR REJ	RR RNR
Information	minus res	1 4

<sup>\*</sup>not included in the SDLC Basic Repertoire

The term command specifically means all frames which the primary station transmits and the secondary stations receive. Response refers to frames which the secondary stations transmit and the primary station receives.

#### **Number of Outstanding Frames**

This particular data link design only allows one outstanding frame before it must receive an acknowledgement. Immediate acknowledgement allows the secondary station drivers to use the AUTO mode. In addition, one outstanding frame uses less memory for buffering, and the software becomes easier to manage.

## 19.2.4 Secondary Station Driver using AUTO mode

The 8044 secondary station driver (SSD) was written as a general purpose SDLC driver. It was written to be linked to an application module. The application software implements the actual application in addition to interfacing to the SSD. The main application could be, a printer or plotter, a medical intrument, or a terminal. The SSD is independent of the main application, it just provides the SDLC communications. Existing 8051

appreasions could add night performance SDLC communications capability by linking the SSD to the existing software and providing additional software to be able to communicate with the SSD.


#### **Data Link Interface and User Interface States**

The SSD has two software interfaces: a data link interface and a user interface as show in Figure 19-8. The data link interface is the part of the software which controls the SDLC communications. It handles link access, command recognition/response, acknowledgements, and error recovery. The user interface provides four functions: OPEN, CLOSE, TRANSMIT, and SIU\_RECV. These are the only four functions which the application software has to interface in order to communicate using SDLC. These four functions are common to many I/O drivers like floppy and hard disks, keyboard/CRT, and async communication drivers.

The data link and the user interface each have their own states. Each interface can only be in one state at any time. The SSD uses the states of these two interfaces to help synchronize the application module to the data link.

There are three states which the secondary station data link interface can be in: Logical Disconnect State (L D S). Frame Reject State (FRMR S), and the Information Transfer State (I T S). The Logical Disconnect State is when a station is physically connected to the channel but either the primary or secondary have not agreed to enter the Information Transfer State. Both the primary and the secondary stations synchronize to enter into the Information Transfer State. Only when the secondary station is in the I\_T\_S is it able to transfer data or information to the primary. The Frame Reject State (FRMR S) indicates that the secondary station has lost software synchronization with the primary or encountered some kind of error condition. When the secondary station is in the FRMR S, the primary station must reset the secondary to resynchronize.

The user interface has two states, open or closed. In the closed state the user program does not want to communicate over the network. The communications channel is closed and not available for use. The secondary station tells the primary this by responding to all commands with DM. The primary continues to poll the secondary in case it wants to enter the I\_T\_S state. When the user program begins communication over the data link it goes into the open state. It does this by calling the OPEN procedure. When the user interface is in the open state it may transfer information to the primary.



# Secondary Stations Commands, Responses and State Transitions

Table 19-4 shows the commands which the secondary station recognizes and the responses it generates. The first row in table 19-4 displays commands the secondary station recognizes and each column shows the potential responses with respect to secondary station. For example, if the secondary is in the Logical Disconnect State it will only respond with DM, unless it receives a SNRM command and the user state is open. If this is the case, then the response will be UA and the secondary station will move into the I\_T\_S.

Figure 19-9 shows the state diagram of the secondary station. When power is first applied to the secondary station, it goes into the Logical Disconnect State. As mentioned above, the I\_T\_S is entered when the secondary station receives a SNRM command and the user state is open. The secondary responds with UA to let the primary know that it has accepted the SNRM and is entering the I\_T\_S. The I\_T\_S can go into either the L\_D\_S or the FRMR\_S. The I\_T\_S goes into the L\_D\_S if the primary sends the secondary DISC. The secondary has to respond with UA, and then goes into the L\_D\_S. If the user interface changes from open to close state, then the secondary sends RD. This causes the primary to send a DISC.

The FRMR\_S is entered when a secondary station is in the I\_T\_S and either one of the following conditions occurs.

- A command can not be recognized by the secondary station.
- There is a buffer overrun.
- The Nr that was received from the primary station is invalid.

The secondary station cannot leave the FRMR\_S until it receives a SNRM or a DISC command.

#### Software description of the SSD

To aid in following the description of the software, the reader may either look at the flow charts which are given for each procedure, or read the PL/M-51 listing provided in Appendix A.

A block diagram of the software structure of the SSD is given in figure 19-10. A complete module is identified by the dotted box, and a procedure is identified by the solid box. Therefore the SIU\_RECV procedure is not included in the SSD module, it exists in the application software. Two or more procedures connected by a solid line means the procedure above calls the procedure below. Transmit, Power\_on\_D, Close, and Open are all called by the application software. Procedures without any solid lines connected above are interrupt procedures. The only interrupt procedure in the SSD module is the SIU\_INT.

The entire SSD module is interrupt driven. Its design allows the application program could handle real time events or just dedicate more CPU time to the application program. The SIU INT is the only interrupt pro-

Table 19-4 . Secondary Station Responses to Primary Station Commands

Data Link		Pr	rimary Statio	n Commands		
States	1	RR	RNR	SNRM	DISC	TEST
Information	1	1	1			Received
transfer state	RR	RR	RR			
	RNR	RNR	RNR			
	RD	RD	RD	RD		RD
	FRMR	FRMR	FRMR			
				UA	UA	
						Test
Logical						
disconnect state	DM	Station MC Tware	DM ooel	.a-cDMugFl	DM	DM
				UA		
Frame	FRMR	FRMR	FRMR			FRMR
reject state				UA	UA	





Figure 19-9. State Diagram of Secondary Station



cedure in the SSD. It is automatically entered when an SIU interrupt occurs. This particular interrupt can be the lowest priority interrupt in the system.

#### SSD Initialization

Upon reset the application software is entered first. The application software initializies its own variables then calls Power On D which is the SSD's initialization routine. The SSD's initialization sets up the transmit and receive data buffer pointers (TBS and RBS), the receive buffer length (RBL), and loads the State variables. The STATION\_STATE begins in the L D\_S state, and the USER\_STATE begins in the closed state. Finally Power On D initializes XMIT BUFFER EMPTY which is a bit flag. This flag serves as a semaphore between the SSD and the application software to indicate the status of the on chip transmit buffer. The SSD does not set the station address. It is the application software's responsibility to do this. After initialization, the SSD is ready to respond to all of the primary stations commands. Each time a frame is received with a matching station address and a good CRC, the SIU\_INT procedure is entered.

#### SIU\_INT Procedure

The first thing the SIU\_INT procedure clears the serial interrupt \_bit (SI) in the STS register. If the SIU\_INT procedure returns with this bit set, another SI interrupt will occur.

of a FRMR response. The XMIT\_FRMR proc

The SIU\_INT procedure is branches three independent cases. The first case is entered if the STATION\_STATE is not in the I\_T\_S. If this is true, then the SIU is not in the AUTO mode, and the CPU will have to respond to the primary on its own. (Remember that the AUTO mode is entered when the STATION\_STATE enters into I\_T\_S.) If the STATION\_STATE is in the I\_T\_S, then either the SIU has just left the AUTO mode, or is still in the AUTO mode. This is the second and third case respectively.

In the first case, if the STATION\_STATE is not in the I\_T\_S, then it must be in either the L\_D\_S or the FRMR\_S. In either case a separate procedure is called based on which state the station is in. The In\_Disconnect\_State procedure sends to the primary a DM response, unless it received a SNRM command and the USER\_STATE equals open. In that case the SIU sends an UA and enters into the I\_T\_S. The In\_FRMR\_State procedure will send the primary the FRMR response unless it received either a DISC or an SNRM. If the primary's command was a DISC, then the secondary will send an UA and enter into the L\_D\_S. If the primary's command was a SNRM, then the secondary will send an UA, enter into the I\_T\_S, and clear NSNR register.

For the second case, if the STATION\_STATE is in the I\_T\_S but the SIU left the AUTO mode, then the CPU must determine why the AUTO mode was exited, and generate a response to the primary. There are four reasons for the SIU to automatically leave the AUTO mode. The following is a list of these reasons, and the responses given by the SSD based on each reason.

1. The SIU has received a command field it does not recognize.

Response: If the CPU recognizes the command, it generates the appropriate response. If neither the SIU nor the CPU recognize the command, then a FRMR response is sent.

2. The SIU has received a Sequence Error Sent (SES=1 in NSNR register).  $Nr(P) \neq Ns(S)+1$ , and  $Nr(P) \neq Ns(S)$ .

Response: Send FRMR.

3. A buffer overrun has occured. BOV=1 in STS register.

Response: Send FRMR.

4. An I frame with data was received while RPB=1.

Response: Go back into AUTO mode and send an AUTO mode response.

In addition to the above reasons, there is one condition where the CPU forces the SIU out of the AUTO mode. This is discussed in the SSD's User Interface Procedures section in the CLOSED procedure description.

Finally, case three is when the STATION\_STATE is in the I\_T\_S and the AUTO mode. The CPU first looks at the TBF bit. If this bit is 0 then the interrupt may have been caused by a frame which was transmitted and acknowledged. Therefore the XMIT\_BUFFER\_EMPTY flag is set again indicating that the application software can transmit another frame.

The other reason this section of code could be entered is if a valid I frame was received. When a good I frame is received the RBE bit equals 0. This means that the receiver is disabled. If the primary were to poll the 8044 while RBE=0, it would time out since no response would given. Time outs reduce network throughput. To improve network performance, the CPU first sets RBP, then sets RBE. Now when the primary polls the 8044 an immediate RNR response is given. At this point the SSD calls the application software procedure SIU\_RECV and passes the length of the data as a parameter. The SIU\_RECV procedure reads the data out of the receive buffer then returns to the SSD module. Now that the receive information has been transfered, RBP can be cleared.

#### Command\_Decode Procedure

The Command\_Decode procedure is called from the SIU\_INT procedure when the STATION\_STATE = I\_T\_S and the SIU left the AUTO mode as a result




Figure 19-11. Information Field of the FRMR Response, as Transmitted

of not being able to recognize the receive control byte. Commands which the SIU AUTO mode does not recognize are handled here. The commands recognized in this procedure are: SNRM, DISC, and TEST. Any other command received will generate a Frame Reject with the nonimplemented command bit set in the third data byte of the FRMR frame. Any additional unumbered frame commands which the secondary station is going to implement, should be implemented in this procedure.

If a SNRM is received the command\_decode procedure calls the SNRM\_Response procedure. The SNRM\_Response procedure sets the STATION\_STATE = I\_T\_S, clears the NSNR register and responds with an UA frame. If a DISC is received, the command\_decode procedure sets the STATION\_STATE = L\_D\_S, and responds with an UA frame. When a TEST frame is received, and there is no buffer overrun, the command\_decode procedure responds with a TEST frame retransmitting the same data it received. However if a TEST frame is received and there is a buffer overrun, then a TEST frame will be sent without any data, instead of a FRMR with the buffer overrun bit set.

#### Frame Reject Procedures

There are two procedures which handle the FRMR state: XMIT\_FRMR and IN\_FRMR\_STATE. XMIT\_FRMR is entered when the secondary station first goes into the FRMR state. The frame reject response frame contains the FRMR response in the command field plus three additional data bytes in the I field. Figure 19-11 displays the format for the three data byte in the I field

of a FRMR response. The XMIT\_FRMR procedure sets up the Frame Reject response frame based on the parameter REASON which is passed to it. Each place in the SSD code that calls the XMIT\_FRMR procedure, passes the REASON that this procedure was called, which in turn is communicated to the primary station. The XMIT\_FRMR procedure uses three bytes of internal RAM which it initializes for the correct response. The TBS and TBL registers are then changed to point to the FRMR buffer so that when a response is sent these three bytes will be included in the I field.

The IN\_FRMR\_STATE procedure is called by the SIU\_INT procedure when the STATION\_STATE already is in the FRMR state and a response is required. The IN\_FRMR\_STATE procedure will only allow two commands to remove the secondary station from the FRMR state: SNRM and DISC. Any other command which is received while in the FRMR state will result a FRMR response frame.

#### XMIT\_UNNUMBERED Procedure

This is a general purpose transmit procedure, used only in the FLEXIBLE mode, which sends unnumbered responses to the primary. It accepts the control byte as a parameter, and also expects the TBL register to be set before the procedure is called. This procedure waits until the frame has been transmitted before returning. If this procedure returned before the transmit interrupt was generated, the SIU\_INT routine would be entered. The SIU\_INT routine would not be able to distinguish this condition.

SSD's User Interface Procedures -- OPEN, CLOSE, TRANSMIT, SIU\_RECV -- are discussed in the following section.

The OPEN procedure is the simplest of all, it changes the USER\_STATE to OPEN\_S then returns. This lets the SSD know that the user wants to open the channel for communications. When the SSD receives a SNRM command, it checks the USER\_STATE. If the USER\_STATE is open, then the SSD will respond with an UA, and the STATION\_STATE enters the I T S.

The CLOSE procedure is also simple, it changes the USER\_STATE to CLOSED\_S and sets the AM bit to 0. Note that when the CPU sets the AM bit to 0 it puts the SIU out of the AUTO mode. This event is asynchronous to the events on the network. As a result an I frame can be lost. This is what can happen.

- 1. AM is set to 0 by the CLOSE Procedure.
- 2. An I frame is received and a SI interrupt occurs.
- 3. The SIU\_INT procedure enters case 2. (STATION\_STATE = I\_T\_S, and AM = 0)
- Case 2 detects that the USER\_STATE = CLOSED\_S, sends a RD response and ignores the fact that an I frame was received.

Therefore it is advised to never call the CLOSE procedure or take the SIU out of the AUTO mode when it is receiving I frames or an I frame will be lost.

For both the TRANSMIT and SIU\_RECV procedures, it is the application software's job to put data into the transmit buffer, and take data out of the receive buffer. The SSD does not transfer data in or out of its transmit or receive buffers because it does not know what kind of buffering the application software is implementing. What the SSD does do is notify the application software when the transmit buffer is empty, XMIT\_BUFFER\_EMPTY = 1, and when the receive buffer is full.

One of the functions that the SSD performs to synchronize the application software to the SDLC data link. However some of the synchronization must also be done by the application software. Remember that the SSD does not want to hang up the application software waiting for some event to occur on the SDLC data link, therefore the SSD always returns to the application software as soon as possible.

For example, when the application software calls the OPEN procedure, the SSD returns immediately. The application software thinks that the SDLC channel is now open and it can transmit. This is not the case. For the channel to be open, the SSD must receive a SNRM from the primary and respond with a UA. However, the SSD does not want to hang up the application software waiting for a SNRM from the primary before returning from the OPEN procedure. When the

TRANSMIT procedure is called, the SSD expects the STATION STATE to be in the I T S. If it isn't, the SSD refuses to transmit the data. The TRANSMIT procedure first checks to see if the USER\_STATE is open, if not the USER\_STATE\_CLOSED parameter is passed back to the application module. The next thing TRANSMIT checks is the STATION\_STATE. If this is not open, then TRANSMIT passes back LINK DISCONNECTED. This means that the USER STATE is open, but the SSD hasn't received a SNRM command from the primary yet. Therefore, the application software should wait awhile and try again. Based on network performance, one knows the maximum amount of time it will take for a station to be polled. If the application software waits this length of time and tries again but still gets a LINK DISCONNECTED parameter passed back, higher level recovery must be implemented.

Before loading the transmit buffer and calling the TRANSMIT procedure, the application software must check to see that XMIT\_BUFFER\_EMPTY = 1. This flag tells the application software that it can write new data into the transmit buffer and call the TRANSMIT procedure. After the application software has verified that XMIT\_BUFFER\_EMPTY = 1, it fills the transmit buffer with the data and calls the TRANSMIT procedure passing the length of the buffer as a parameter. The TRANSMIT procedure checks for three reasons why it might not be able to transmit the frame. If any of these three reasons are true, the TRANSMIT procedure returns a parameter explaining why it couldn't send the frame. If the application software receives one of these responses, it must rectify the problem and try again. Assuming these three conditions are false, then the SSD clears XMIT\_BUFFER\_ EMPTY, attempts to send the data and returns the parameter DATA\_TRANSMITTED. XMIT\_ BUFFER\_EMPTY will not be set to 1 again until the data has been transmitted and acknowledged.

The SIU\_RECV procedure must be incorporated into the application software module. When a valid I frame is received by the SIU, it calls the SIU\_RECV procedure and passes the length of the received data as a parameter. The SIU\_RECV procedure must remove all of the data from the receive buffer before returning to the SIU\_INT procedure.

### Linking up to the SSD and to second on to second

Figure 19-12 shows necessary parts to include in a PL/M-51 application program that will be linked to the SSD module. RL51 is used to link and locate the SSD and application modules. The command line used to do this is:

RL51 SSD.obj,filename.ob & RAMSIZE(192)		TE MOITATE
\$registerbank(0) user\$mod: do; \$include (reg44.dcl) declare lit buffer_length siu_xmit_buffer		
lit buffer_length siu xmit buffer	literally lit	'literally', '60',
(buffer_length)	byte	external idata,
(buffer_length) xmit_buffer_empty	huta	avternal
/* external procedures */		or polited. If the
power_on_d: procedure end power_on_d;	external	of time and postsoners request by
close: procedure end close;	external	using 1;
open: procedure end open;	external	using 1;
transmit: procedure (xmit_buffer_length) declare xmit_bufferend transmit;	byte fer_length	external; byte;
/* local procedures */		
siu_recv: procedure (length	th) public byte,	using 1;
meter explaining why it		

#### Figure 19-12. Applications Module Link Information

receives one of these responses, it must r;voar\_uis bne

# PL/M-51 and Register Banks ATAQ 1879 MR 80

The 8044 has four register banks. PL/M-51 assumes that an interrupt procedure never uses the same bank as the procedure it interrupts. The USING attribute of a procedure, or the \$REGISTERBANK control, can be used to ensure that.

The SSD module uses the \$REGISTERBANK(1) attribute. Some procedures are modified with the USING attribute based on the register bank level of the calling procedure.

# 19.2.5 APPLICATION MODULE; Async to SDLC protocol converter

One of the purposes of this application module is to demonstrate how to interface software to the SSD. Another purpose is to implement and test a pratical application. This application software performs I/O with an async terminal through a USART, buffers data, and also performs I/O with the SSD. In addition, it allows the user on the async terminal to: set the station ad-

dress, set the destination address, and go online and offline. Setting the station address sets the byte in the STAD register. The destination address is the first byte in the I field. Going online or offline results in either calling the OPEN or CLOSE procedure respectively.

After the secondary station powers up, it enters the 'terminal mode', which accepts data from the terminal. However, before any data is sent, the user must configure the station. The station address and destination address must be set, and the station must be placed online. To configure the station the ESC character is entered at the terminal which puts the protocol converter into the 'configure mode'. Figure 20-13 shows the menu which appears on the terminal screen.

(/) 8044 Secondary Station

- 1 Set the Station Address and O of the at IMA . I
- 2 Set the Destination Address
- 32 Go Online in 18 a bas beviseer at smart I nA S
- 4 Go Offline
- 5 Return to terminal mode

Enter option \_\_\_ off pad about 0 222 A

#### Figure 19-13. Menu for the Protocol Converter

In the terminal mode data is buffered up in the secondary station. A Line Feed character 'LF' tells the secondary station to send an I frame. If more than 60 bytes are buffered in the secondary station when a 'LF' is received, the applications software packetizes the data into 60 bytes or less per frame. If a LF is entered when the station is offline, an error message comes on the screen which says 'Unable to Get Online'.


The secondary station also does error checking on the async interface for Parity, Framing Error, and Overrun Error. If one of these errors are detected, an error message is displayed on the terminal screen.

#### One of the functions that the SSD performance

There are two separate buffers in the application module: a transmit buffer and a receive buffer. The transmit buffer receives data from the USART, and sends data to the SSD. The receive buffer receives data from the SSD, and transmits data to the USART. Each buffer is a 256 byte software FIFO. If the transmit FIFO becomes full and no 'LF' character is received, the secondary station automatically begins sending the data. In addition, the application module will shut off the terminal's transmitter using CTS until the FIFO has been partially emptied. A block diagram of the buffering for the protocol converter is given in Figure 19-14.

#### Application Module Software

A block diagram of the application module software is given in Figure 19-15. There are three interrupt



add rytigms at ORIA terrain Figure 19-14. O Block Diagram of Secondary Station

UIZ and one sayod gailead good taure me Protocol Converter Illustrating Buffering over ATASS and market

routines in this module: USART\_RECV\_INT, USART XMIT INT, and TIMER\_0\_INT. The first two are for servicing the USART. TIMER 0 INT is used if the TRANSMIT procedure in the SSD is called and does not return with the DATA\_TRANSMITTED parameter. TIMER\_0\_INT employs Timer 0 to wait a finite amount of time before tring to transmit again. The highest priority interrupt is USART\_RECV\_INT. The main program and all the procedures it calls use register bank 0, USART XMIT INT and TIMER 0 INT and FIFO R OUT use bank 1, while USART RECV INT and all the procedures it calls use register bank 2.

#### Power On Procedure

The Power\_On procedure initializes all of the chips in the system including the 8044. The 8044 is initialized to use the on-chip DPLL with NRZI coding, PreFrame Sync, and Timer 1 auto reload at a baud rate of 62.5 Kbps. The 8254 and the 8251A are initialized next based on the DIP switch values attached to port 1 on the 8044. Variables and pointers are initialized, then the SSD's Power-Up Procedure, Power On D, is called. Finally the interrupt system is enabled and the main program is entered.

#### Main Program

The main program is a simple loop which waits for a frame transmit command. A frame transmit command is indicated when the variable SEND\_DATA is greater than 0. The value of SEND\_DATA equals the number of 'LF' characters in the transmit FIFO, hence it also indicates the number of frames pending transmission. Each time a frame is sent, SEND\_DATA is decremented by one. Thus when SEND\_DATA is greater than 0, the main program falls down into the next loop which polls the XMIT\_BUFFER\_EMPTY bit. When XMIT BUFFER EMPTY equals 1, the SIU\_XMIT\_BUFFER can be loaded. The first byte in the buffer is loaded with the destination address while the rest of the buffer is loaded with the data. Bytes are removed from the transmit FIFO and placed into the SIU\_XMIT\_BUFFER until one of three things happen: 1. a 'LF' character is read out of the FIFO, 2. the number of bytes loaded equals the size of the SIU\_XMIT\_BUFFER, or 3. the transmit FIFO is empty.

After the SIU XMIT BUFFER is filled, the SSD TRANSMIT procedure is called and the results from the procedure are checked. Any result other than DATA TRANSMITTED will result in several retries within a finite amount of time. If all the retries fail then the LINK\_DISC procedure is called which sends a message to the terminal, 'Unable to Get Online'.


#### **USART RECV INT Procedure**

on the 8251A is activated, and this interrupt procedure is entered. The routine reads the USART status register. to determine if there are any errors in the character received. If there are, the character is discarded and the ERROR procedure is called which prints the type of error on the screen. If there are no errors, the received character is checked to see if it's an ESC. If it is an ESC, the MENU procedure is called which allows the user to change the configuration. If neither one of these two conditions exits the received character is inserted into the transmit FIFO. The received character may or may not be echoed back to the terminal based on the dip switch settings.

#### Transmit FIFO

The transmit FIFO consists of two procedures: FIFO T\_IN and FIFO\_T\_OUT. FIFO\_T\_IN inserts a character into the FIFO, and FIFO\_T\_OUT removes a character from the FIFO. The FIFO itself is an array of 256 bytes called FIFO T. There are two pointers used as indexes in the array to address the characters: IN\_PTR\_T and OUT\_PTR\_T. IN\_PTR\_T points to the location in the array which willstore the next byte of data inserted. OUT PTR T points to the next byte of data removed from the array. Both IN PTR T and OUT PTR T are declared as bytes. The FIFO\_T\_IN procedure receives a character from the USART\_RECV\_INT procedure and stores it in the array location pointed to by IN PTR T, then IN\_PTR\_T is incremented. Similarly, when FIFO\_ T OUT is called by the main program, to load the SIU XMIT BUFFER, the byte in the array pointed to by OUT PTR\_T is read, then OUT\_PTR\_T is incremented. Since IN PTR T and OUT PTR T are always incremented, they must be able to roll over when they hit the top of the 256 byte address space. This is done automatically by having both IN PTR T and OUT PTR T declared as bytes. Each character inserted into the transmit FIFO is tested to see if it's a LF. If it is a LF, the variable SEND\_DATA is incremented which lets the main program know that it is time to send an I frame. Similarily each character removed from the FIFO is tested. SEND\_DATA is decremented for every LF character removed from the FIFO.

IN\_PTR\_T and OUT\_PTR\_T are also used to indicate how many bytes are in the FIFO, and whether it is full or empty. When a character is placed into the FIFO and IN\_PTR\_T is incremented, the FIFO is full if IN\_PTR\_T equals OUT\_PTR\_T. When a character is read from the FIFO and OUT\_PTR\_T is incremented, the FIFO is empty if OUT\_PTR\_T equals IN\_PTR\_T. If the FIFO is neither full nor empty, then it is in use. A byte called BUFFER STATUS T is used to indicate one of these three conditions. The application module uses the buffer status information to control the flow of data into and out ashagoed to man of the FIFO. When the transmit FIFO is empty, the When the 8251A receives a character, the RxRDY pin main program must stop loading bytes into the SIU



19-25

XMIT\_BUFFER. Just before the FIFO is full, the async input must be shut off using CTS. Also if the FIFO is full and SEND\_DATA=0, then SEND\_DATA must be incremented to automatically send the data without a LF

#### Receive FIFO

The receive FIFO operates in a similiar fashion as the transmit FIFO does. Data is inserted into the receive FIFO from the SIU RECV procedure. The SIU\_ RECV procedure is called by the SIU\_INT procedure when a valid I frame is received. The SIU\_RECV procedure mearly polls the receive FIFO status to see if it's full before transfering each byte from the SIU\_ RECV BUFFER into the receive FIFO. If the receive FIFO is full, the SIU RECV procedure remains polling the FIFO status until it can insert the rest of the data. In the meantime, the SIU AUTO mode is responding to all polls from the primary with a RNR supervisory frame. The USART XMIT INT interrupt procedure removes data from the receive FIFO and transmits it to the terminal. The USART transmit interrupt remains enabled while the receive FIFO has data in it. When the receive FIFO becomes empty, the USART transmit interrupt is disabled.

#### 19.2.6 PRIMARY STATION

The primary station is responsible for controlling the data link. It issues commands to the secondary stations and receives responses from them. The primary station controls link access, link level error recovery, and the flow of information. Secondaries can only transmit when polled by the primary.

Most primary stations are either micro/minicomputers, or front end processors to a mainframe computer. The example primary station in this design is standalone. It is possible for the 8044 to be used as an intelligent front end processor for a microprocessor, implementing the primary station functions. This latter type of design would extensively off-load link control functions for the microprocessor. The code listed in this paper can be used as the basis for this primary station design. Additional software is required to interface to the microprocessor. A hardware design example for interfacing the 8044 to a microprocessor can be found in the applications section of this handbook.

The primary station must know the addresses of all the stations which will be on the network. The software for this primary needs to know this before it is compiled, however a more flexible system would down load these parameters.

From the listing of the software it can be seen that the variable NUMBER\_OF\_STATIONS is a literal declaration, which is 2 in this design example. There were three stations tested on this data link, two secondaries and one primary. Following the NUMBER\_OF\_STATIONS declaration is a table, loaded into the

object code file at compile time, which lists the addresses of each secondary station on the network.

#### **Remote Station Database**

The primary station keeps a record of each secondary station on the network. This is called the Remote Station Database (RSD). The RSD in this software is an array of structures, which can be found in the listing and also in Figure 19-16. Each RSD stores the necessary information about that secondary station.

To add additional secondary stations to the network, one simply adjusts the NUMBER\_OF\_STATIONS declaration, and adds the additional addresses to the SECONDARY\_ADDRESSES table. The number of RSDs is automatically allocated at compile time, and the primary automatically polls each station whose address is in the SECONDARY\_ADDRESSES table.

Memory for the RSDs resides in external RAM. Based on memory requirements for each RSD, the maximum number of stations can be easily buffered in external RAM. (254 secondary stations is the maximum number SDLC will address on the data link; i.e. 8 bit address, FF H is the broadcast address, and 0 is the nul address. Each RSD uses 70 bytes of RAM. 70 x 254 = 17,780.)

The station state, in the RSD structure, maintain the status of the secondary. If this byte indicates that the secondary is in the DISCONNECT\_S, then the primary tries to put the station in the I T S by sending a SNRM. If the response is an UA then the station state changes into the I\_T\_S. Any other frame received results in the station state remaining in the DISCONNECT\_S. When the RSD indicates that the station state is in the I\_T\_S, the primary will send either a I, RR, or RNR command, depending on the local and remote buffer status. When the station state equals GO\_TO\_DISC the primary will send a DISC command. If the response is an UA frame, the station state will change to DISCONNECT\_S, else the station state will remain in GO\_TO\_DISC. The station state is set to GO TO DISC when one of the following responses occur:

- 1. A receive buffer overrun in the primary.
- 2. An I frame is received and Nr(P) ≠Ns(S).
- 3. An I frame or a Supervisory frame is received and  $Ns(P) + 1 \neq Nr(S)$  and  $Ns(P) \neq Nr(S)$ .
- 4. A FRMR response is received.
- 5. An RD response is received.
- 6. An unknown response is received.

The send count (Ns) and receive count (Nr) are also maintained in the RSD. Each time an I frame is sent by the primary and acknowledged by the secondary, Ns is incremented. Nr is incremented each time a valid I frame is received. BUFFER\_STATUS indicates the status of the secondary stations buffer. If a RR response is received, BUFFER\_STATUS is set to BUFFER\_

READY. If a RNR response is received, BUFFER\_STATUS is set to BUFFER\_NOT\_READY.

#### The clear-to-send time and the propagatio gnireflue

The buffering for the primary station is as follows: within each RSD is a 64 byte array buffer which is initially empty. When the primary receives an I frame, it looks for a match between the first byte of the I frame and the addresses of the secondaries on the network. If a match exits, the primary places the data in the RSD buffer of the destination station. The INFO\_LENGTH in the RSD indicates how many bytes are in the buffer. If INFO\_LENGTH equals 0, then the buffer is empty. The primary can buffer only one I frame per station. If a second I frame is received while the addressed secondary's RSD buffer is full, the primary cannot receive any more I frames. At this point the primary continues to poll the secondaries using RNR supervisory frame.

#### Primary Station Software

A block diagram of the primary station software is shown in Figure 19-17. The primary station software consists of a main program, one interrupt routine, and several procedures. The POWER\_ON procedure begins by initializing the SIU's DMA and enabling the receiver. Then each RSD is initialized. The DPLL and the timers are set, and finally the TIMER 0 interrupt is enabled.

The main program consists of an iterative do loop within a do forever loop. The iterative do loop polls each secondary station once through the do loop. The variable STATION\_NUMBER is the counter for the iterative do statement which is also used as an index to the array of RSD structures. The primary station issues one command and receives one response from every secondary station each time through the loop. The first statement in the loop loads the secondary station address, indexed by STATION\_NUMBER into the array of the RSD structures. Now when the primary sends a command, it will have the secondary's address in the address field of the frame. The automatic address recognition feature is used by the primary to recognize the response from the secondary.

Next the main program determines the secondary stations state. Based on this state, the primary knows what command to send. If the station is in the DISCONNECT\_S, the primary calls the SNRM\_P




Figure 19-16 . Remote Station Database Structure

procedure to try and put the secondary in the I\_T\_ S. If the station state is in the GO\_TO\_DISC state, the DISC P is called to try and put the secondary in the L D S. If the secondary is in neither one of the above two states, then it is in the I T S. When the secondary is in the I T S, the primary could send one of three commands: I, RR, or RNR. If the RSD's buffer has data in it, indicated by INFO LENGTH being greater than zero, and the secondary's BUFFER STATUS equals BUFFER READY, then an I frame will be sent. Else if RPB=0, a RR supervisory frame will be sent. If neither one of these cases is true, then an RNR will be sent. The last statement in the main program checks the RPB bit. If set to one, the BUFFER\_TRANSFER procedure is called, which transfers the data from the SIU receive buffer to the appropriate RSD buffer.

#### Receive Time Out and and to biell assistant

Each time a frame is transmitted, the primary sets a receive time out timer; Timer 0. If a response is not received within a certain time, the primary returns to the main program and continues polling the rest of the stations. The minimum length of time the primary should wait for a response can be calculated as the sum of the following parameters.

- 1. propagation time to the secondary station
- 2. clear-to-send time at the secondary station's DCE

- 3. appropriate time for secondary station processing
- 4. propagation time from the secondary station
- 5. maximum frame length time

The clear-to-send time and the propagation time are negligible for a local network at low bit rates. However, the turnaround time and the maximum frame length time are significant factors. Using the 8044 secondaries in the AUTO mode minimizes turnaround time. The maximum frame length time comes from the fact the 8044 does not generate an interrupt from a received frame until it has been completely received, and the CRC is verified as correct. This means that the time-out is bit rate dependent.

#### Ns and Nr check Procedures

Each time an I frame or supervisory frame is received, the Nr field in the control byte must be checked. Since this data link only allows one outstanding frame, a valid Nr would satisfy either one of two equations; Ns(P) + 1 = Nr(S) the I frame previously sent by the primary is acknowledged, Ns(P) = Nr(S) the I frame previously sent is not acknowledged. If either one of these two cases is true, the CHECK\_NR procedure returns a parameter of TRUE; otherwise a FALSE parameter is returned. If an acknowledgement is received, the Ns byte in the RSD structure is incremented, and the Information buffer may be cleared. Otherwise the information buffer remains full.




Figure 19-17. Block Diagram of Primary Station Software Structure

When an I frame is received, the Ns field has to be checked also. If Nr(P) = Ns(S), then the procedure returns TRUE, otherwise a FALSE is returned.

#### **Receive Procedure**

The receive procedure is called when a supervisory or information frame is sent, and a response is received before the time-out period. The RECEIVE procedure can be broken down into three parts. The first part is entered if an I frame is received. When an I frame is received, Ns, Nr and buffer overrun are checked. If there is a buffer overrun, or there is an error in either Ns or Nr, then the station state is set to GO\_TO\_DISC. Otherwise Nr in the RSD is incremented, the receive field length is saved, and the RPB bit is set. By incrementing the Nr field, the I frame just received is acknowledged the next time the primary polls the secondary with an I frame or a supervisory frame. Setting RBP protects the received data, and also tells

the main program that there is data to transfer to one of the RSD buffers.

If a supervisory frame is received, the Nr field is checked. If a FALSE is returned, then the station state is set to GO\_TO\_DISC. If the supervisory frame received was an RNR, buffer status is set to not ready. If the response is not an I frame, nor a supervisory frame, then it must be an Unnumbered frame.

The only Unnumbered frames the primary recognizes are UA, DM, and FRMR. In any event, the station state is set to GO\_TO\_DISC. However if the frame received is a FRMR, Nr in the second data byte of the I field is checked to see if the secondary acknowledged an I frame received before it went into the FRMR state. If this is not done and the secondary acknowledged an I frame which the primary did not recognize, the primary transmits, the I frame when the secondary returns to the I\_T\_S. In this case, the secondary would receive duplicate I frames.

DISC. Otherwise Nr in the RSD is incremented NICOLOGUE AND STORY OF STORY O receive field length is saved, and the RPB bit is adt antigeres for 8044 SOFTWARE FLOWCHARTS and antigeres antigeres and antigeres and antigeres and antigeres and antigeres antigeres and antigeres antigeres and antigeres antigeres antigeres and antigeres and antigeres antigeres antigeres antigeres antigeres and antigeres acknowledged the next time the primary polls the secon

primary transmits, the I frame when the secondary returns to the I\_T\_S. In this case, the secondary would




Figure 19-18. Secondary Station Driver Flow Chart




Figure 19-19. Secondary Station Driver Flow Chart

Figure 19-18. Secondary Station Driver Flow Chart




Figure 19-20. Secondary Station Driver Flow Chart

Figure 19-21, Secondary Station Driver Flow Chart




Figure 19-21. Secondary Station Driver Flow Chart




Figure 19-22 . Secondary Station Driver Flow Chart

Floure 19-23. Secondary Station Driver Flow Chart




Figure 19-23. Secondary Station Driver Flow Chart





Figure 19-24. Secondary Station Driver Flow Chart

19-37






Figure 19-27. Application Module Flow Chart




Figure 19-27. Application Module Flow Chart




Figure 19-28 Application Module Flow Chart




Figure 19-29. Application Module Flow Chart

James 19-28. Application Module Flow Chart




Figure 19-30. Application Module Flow Chart

Figure 19-31, Application Module Flow Chart




Figure 19-31. Application Module Flow Chart




Figure 19-33. Primary Station Flow Charts




Figure 19-33. Primary Station Flow Charts




Figure 19-34. Primary Station Flow Charts




Figure 19-35. Primary Station Flow Charts




Figure 19-36. Primary Station Flow Charts





Figure 19-37. Primary Station Flow Charts

Figure 19-38. Primary Station Flow Charts






Figure 19-38. Primary Station Flow Charts



inte

20:24:47 09/20/83 PAGE 1 PL/M-51 COMPILER RUPI-44 Secondary Station Driver ISIS-II PL/M-51 V1.0 COMPILER INVOKED BY: :F2:PLM51 :F2:APNOTE.SRC USER\_STATE BYTE AUXILIARY.
STATION\_STATE BYTE AUXILIARY.
I\_FRAME\_LEWETH BYTE AUXILIARY. \$TITLE ('RUPI-44 Secondary Station Driver') SREGISTERBANK(1) MAINSMOD: DO; \$NOLIST /\* To save paper the RUPI registers are not listed, but this is the statement used to include them: \$INCLUDE (:F2:REQ44.DCL) \*/ Used to include them: \$INCLUDE (:F2:RE044.DCL) \*/

DECLARE LIT LITERALLY 'LITERALLY',

TRUE LIT 'OFFH',

FALSE LIT 'OOH',

FOREVER LIT 'WHILE 1';

MARGING MAR 5 1 /\* SDLC commands and responses \*/ '83H',
'73H',
'43H',
'8 MTBU STJOUT BRUGSON
'43H',
'1FH',
'97H',
'53H',
'33H',
'0E3H',
'0E3H', 6 1 DECLARE SNRM UA DISC DM FRMR REQ\_DISC LIT LIT CLOSE PROCEDURE PUBLIC USING 20 LIT TEST LIT /\* User states \*/ ′00H′, ′01H′, OPEN\_S LIT CLOSED\_S LIT /\* Station states \*/

DISCONNECT\_S LIT 'OOH', /\* LOBICALLY DISCONNECTED STATE\*/
FRWR\_S LIT 'O1H', /\* FRAME REJECT STATE \*/
I\_T\_S LIT 'O2H', /\* INFORMATION TRANSFER STATE \*/

/\* Status values returned from TRANSMIT procedure \*/

USER\_STATE\_CLOSED LIT 'O0H',
LINK\_DISCONNECTED LIT 'O1H',
OVERFLOM LIT 'O2H',
DATA\_TRANSMITTED LIT 'O3H',

/\* Parameters passed to XMIT\_FRMR \*/

UNASSIGNED\_C LIT 'O0H',
NO\_I\_FIELD\_ALLOWED LIT 'O1H',
BUFF\_OVERRUN LIT 'O2H',
SES\_ERR LIT 'O3H',

TELE-II PLAN-51 VI O
CONSTIEN TAVORED BY FEIFLES FE AFAUTE SRC

#### /\* Variables \*/

USER\_STATE BYTE AUXILIARY,
STATION\_STATE BYTE AUXILIARY,
I\_FRAME\_LENGTH BYTE AUXILIARY,

## /\* Buffers \*/

BUFFER\_LENGTH LIT '60',
SIU\_XMIT\_BUFFER\_(BUFFER\_LENGTH) BYTE PUBLIC IDATA,
SIU\_RECV\_BUFFER(BUFFER\_LENGTH) BYTE PUBLIC,
FRMR\_BUFFER(3) BYTE,

## /\* Flags \*/

7 2 SIU_RE	YHII BOLLEK	XMII_BOLLEK_EMPIA		
7	2	SIU_RECV: PROCEDURE	(LENGTH)	EXTERNAL

8	5	DECLARE LENGTH BYTE:
9	1	END SIU_RECV:
10	2	OPEN: PROCEDURE PUBLIC USING 2;
11	2	USER_STATE=OPEN_S;
12	1	END OPEN;
13	2	CLOSE: PROCEDURE PUBLIC USING 2;
14	2	AM=O;
15	2	USER_STATE=CLOSED_S;

16	1	END CLOSE;	
17	2	POWER ON D. PROCEDURE	PUBLIC USING OF

18	2	USER_STATE=CLOSED_S;
19	2	STATION_STATE=DISCONNECT_S;
20	2	TBS=. SIU_XMIT_BUFFER(0);
21	2	RBS=. SIU_RECV_BUFFER(0);
22	2	RBL=BUFFER_LENGTH;
23	2	RBE=1; /* Enable the SIU's receiver */
24	2	XMIT_BUFFER_EMPTY=1;
25	1	END POWER_ON_D: 10 STATE RESERVENCE AN OFFI

26 2	TRANSMIT: PROCEDURE (XMIT_BUFFER_LENGTH) BYTE PUBLIC USING O
	/* User must check XMIT_BUFFER_EMPTY flag before calling this procedure */

		/* User must ch	eck XMIT_BUFFER_EMPT		before calling	
27	2	DECLARE	XMIT_BUFFER_LENGTH I STATUS	BYTE, BYTE BYTE	AUXILIARY, AUXILIARY;	
	_					190 25





PL/M-S	01 COME	PILER® RUPI-44 Secondary Station Driver	83 PA	GE
35	3	XMIT_BUFFER_EMPTY=0;		
36	3	TBL=XMIT_BUFFER_LENGTH;		
37	3	I_FRAME_LENGTH=XMIT_BUFFER_LENGTH; /* Store length in case station		
		is reset by FRMR, SNRM etc. */		
38	3	TBF=1;		
39	3	STATUS=DATA_TRANSMITTED;	53	
40	3	END;		
41	2	RETURN STATUS;		19
42	1	END TRANSMIT;		
		Tippet 1		
43	2	XMIT_UNNUMBERED: PROCEDURE (CONTROL_BYTE);		48
		OD MINE WOT BE		
44	2	DECLARE CONTROL_BYTE BYTE;	-	10.00
		30 - 30 - 30 - 30 - 30 - 30 - 30 - 30 -		
45	2	TCB=CONTROL_BYTE;		
46	2	TBF=1,		4.0
47	3	RTS=1;		
49	3	DO WHILE NOT SI: END: V* stukesete THI USE dove ballaS *\: SRUSSOGRE STATE TSEMHODELT HE		- 040
50	2	\$1=0;		
00		IF (CUBER CTATE OFFICE S) AND (CRCS AND SCEPI))		
51	1	END XMIT_UNNUMBERED;		
52	2	SNRM_RESPONSE: PROCEDURE;		9/3
53	2	STATION_STATE=I_T_S;		
54	2	NSNR=O; FERDYGENERGINDENU TERE LAG	60	
55	2	IF (RCB AND 10H) <> 0 /* Respond if polled */		97
		THEN DO: CETATE TOEMHOORIG IN GIVE		
57	3	TBL=O;		
58	3	CALL XMIT_UNNUMBERED(UA);		
59	3	ENDIVIERS STATE: PREDEMINE : /* Called by STU INT when a frame has been received		6.6
60	2	IF XMIT_BUFFER_EMPTY=0 /* If an I frame was left pending transmission then restore it */		
	_	THEN DO:		
62	3	TBL=I_FRAME_LENGTH; TBF=1; SSENGTBIAN_MIMBLELAND		
64	3	TBF=1; (32M) REAL MINE LAS		
65	2	AM=1;		
00	-	MIL-11		
66	1	END SNRM_RESPONSE;		
-	100	SERS IF (RCB ASPACE) ORFRIDE	4	103
		100 HSHT		
67	2	XMIT_FRMR: PROCEDURE (REASON) ; (8_T326403810-87478 WOITATE		
		TECH SILV MITT BUTTERION: AN RESTORM TO BUTTER STATE BUTTER OF		
68	2	DECLARE REASON BYTE;	8	P07
		THE THE PERSON NAMED IN COLUMN TO SERVICE AND ADDRESS OF THE PERSON NAMED ADDRESS OF THE PERSON NAMED IN COLUMN TO SERVICE AND ADDRESS OF		
			A	222
69	2	TCB=FRMR;		SH
The sale	752	(04)		
70	2	TBS=. FRMR_BUFFER(0);	3	211
71	2	TBL=3;		
12	2	FRMR_BUFFER(0)=RCB; and radio printenes at said lorenes at large A (0) 38.3		411
73	2			
74	3	FRMR_BUFFER(1)=(SHL((NSNR AND OEH), 4) DR SHR((NSNR AND OEOH), 4)); DD CASE REASON;		
75	3	FRMS RUFFER(2)=01H: /* UNASSIGNED C */	- 4	





```
PL/M-51 COMPILER RUPI-44 Secondary Station Driver
                                 FRMR_BUFFER(2)=02H; /* NO_I_FIELD_ALLOWED */
FRMR_BUFFER(2)=08H; /* BUFF_DVERRUN */
FRMR_BUFFER(2)=08H; /* SES_ERR */
D;
  77
  80
         2
                           STATION_STATE=FRMR_S;
                          IF (RCB AND 10H) <>0
THEN DO;
TBF=1;
        2
  81
  83
         3
                                             RTS=1;
DO WHILE NOT SI;
  85
  86
87
                                             SI=O;
                                        END:
  88
         3
                   END XMIT_FRMR;
  90
         2
                   IN_DISCONNECT_STATE: PROCEDURE ; /* Called from SIU_INT procedure */
                             IF ((USER_STATE=DPEN_S) AND ((RCB AND OEFH)=SNRM))
THEN CALL SNRM_RESPONSE;
  91
        2
                  IF ((USER_STATE=OPEN_S) AND (CRUB NED CENT.

THEN CALL SNRM_RESPONSE;

ELSE IF (RCB AND 10H) <> 0

THEN DO;

TBL=0;

CALL XMIT_UNNUMBERED(DM);

END;

END IN_DISCONNECT_STATE;

CALL XMIT_UNNUMBERED(DM);

END IN_DISCONNECT_STATE;
  93
         2
  95
         3
  97
         3
                  IN_FRMR_STATE: PROCEDURE ; /* Called by SIU_INT when a frame has been received when in the FRMR state */

IF (RCB AND OEFH)=SNRM
THEN DO;
CALL SNRM_RESPONSE;
  99
         2
 100
                             THEN DO;

CALL SNRM_RESPONSE;

TBS=.SIU_XMIT_BUFFER(O); /* Restore transmit buffer start address */
         333
 102
 103
 104
                       ELSE IF (RCB AND 0EFH)=DISC
THEN DO;
STATION_STATE=DISCONNECT_S;
TBS=. SIU_XMIT_SUFFER(0); /* Restore transmit buffer start address */
IF (RCB AND 10H)<> 0
 105
        2
 107
         3
 108
                                             RCB AND 10H1 >> 0
THEN DD;
TBL=0;
CALL XHIT_UNNUMBERED(UA);
END;
 111
 112
 113
                       ELSE DO; /* Receive control byte is something other than DISC or SNRM */
IF (RCB AND 10H) <> 0
THEN DO; TBF=1;
 115
         3
 116
 119
                                                  RTS=1:
```

```
PL/M-51 COMPILER RUPI-44 Secondary Station Driver
                                                                            20: 24: 47 09/20/B3 PAGE 5
                                                    DO WHILE NOT SI;
 121
                                                     END;
         4
                                                END;
 123
                 to have END; seed on I
 124
       1
                   END IN_FRMR_STATE;
 125
                   COMMAND_DECODE: PROCEDURE ;
 126 2
                         IF (RCB AND OFFH)=SNRM
                         IF (RCB AND OEFH)=SNRM
THEN CALL SNRM_RESPONSE;

ELSE IF (RCB AND OEFH)=DISC
THEN DO;
STATION STATES DISCONNECT S:
 128 2
                                                   STATION_STATE=DISCONNECT_S;

IF (RCB AND 10H) <> 0

THEN DO;

TBL=0;

CALL XMIT_UNNUMBERED(UA);

FND;
 130
 131
 133
                        CALL XMIT_UNNUMBEREDUEN,
END;
END;
ELSE IF (RCB AND OEFH)=TEST
 134
 135
         4
 137
                                           DO;

IF (RCB AND 10H)>O /* Respond if polled */

THEN DO; /* FOR BOV=1, SEND THE TEST RESPONSE WITHOUT AN I FIELD */

IF (BOV=1)

THEN DO;

TBL=O;
 139
         3
 141
 143
                                                                              TBL=0;
CALL XMIT_UNNUMBERED(TEST OR 10H);
 144
                                                                CALL XHIT_UNNOFFERED:

END;

ELSE DO; /* If no BOV, send received I field back to primary */
TBL=RFL;
TBS=RBS;
CALL XMIT_UNNUMBERED(TEST OR 10H);
TBS=.SIU_XMIT_BUFFER(O); /* Restore TBS */
END;
 146
 148
 149
                                                                /* If an I frame was pending, set it up again */
                                     IF XMIT_BUFFER_EMPTY=0

THEN DO;

TBL=I_FRAME_LENGTH;

TBF=1:

END;

AM=1;
152 4
 154
 155
156
157
158
159
                                          END;
                        ELSE IF (RCB AND 01H) = 0 /* Kicked out of the AUTO mode because an I frame was received while RPB = 1 */

THEN DO;

AM = 1;
IF XMIT_BUFFER_EMPTY = 1
THEN TBL = 0;

TBF = 1; /* Send an AUTO mode response */
 160
         2
 162
163
        3
165 3
```

19-57

```
PL/M-51 COMPILER RUPI-44 Secondary Station Driver
                                                                                                                                                  20:24:47 09/20/83 PAGE 6
   166
   168 2
                                       ELSE CALL XMIT_FRMR(UNASSIGNED_C); /* Received an undefined or not implemented command */
                              END COMMAND_DECODE;
                                 SIU_INT: PROCEDURE INTERRUPT 4;
   170 2
                                                   DECLARE I BYTE AUXILIARY;
   171 2
                                                    SI=0;
IF STATION_STATE<> I_T_S /* Must be in NON-AUTO mode */
THEN DO:
   173
                                                             THEN DO,
IF RBE=0 /* Received a frame? Give response */
   175
               3
                                                                                        THEN DO;
DO CASE STATION_STATE;
                                                                                                            DO CASE STATION_STATE;
CALL IN_DISCONNECT_STATE;
CALL IN_FRMR_STATE;
    177
    178
    179
    180
                                                                                                           RBE=1;
                             RETURN;
END;
We district the appearance restricted at the specific to the specific term of the specific terms 
    181
    182
    183
                                                  /* If the program reaches this point, STATION_STATE=I_T_S which means the SIU either was, or still is in the AUTO MODE */
                            IF AM=0
THEN DO;
IF (RCB AND OEFH)=DISC
THEN CALL COMMAND_DECODE;
ELSE IF USER_STATE=CLOSED_S
THEN DO;
TBL=0;
CALL XMIT_UNNUMBERED(REQ_DISC);
END;
ELSE IF SES=1
    187
               3
   189
   191
                                                            ELSE IF SES=1
THEN CALL XMIT_FRMR(SES_ERR)
    193
   194
                3
   196
                3
                                                                                   LSE IF 80V=1
THEN DD; /* DON'T SEND FRMR IF A TEST WAS RECEIVED*/
IF (RCS AND OEFH)=TEST
THEN CALL COMMAND_DECODE;
ELSE CALL XMIT_FRMR(BUFF_OVERRUN);
   198
                 4
   200
                                                                                                         END;
   201
                                                                               ELSE CALL COMMAND_DECODE;
   202
                 3
                                                  ELSE DO; /* MUST STILL BE IN AUTO MODE */
   204
                                                                     IF TBF=0
THEN XMIT_BUFFER_EMPTY=1; /* TRANSMITTED A FRAME */
IF RBE=0
THEN DO;
   206
   208
               3
 PL/M-51 COMPILER RUPI-44 Secondary Station Driver
                                                                                                                                                                                                                     20: 24: 47 09/20/83 PAGE 7
                                                                                                  RBP=1; /# RNR STATE #/
                                                                                                  RBE=1; /* RE-ENABLE RECEIVER */
CALL SIU_RECV(RFL);
   211
                                                                                                  RBP=O; /* RR STATE */
   214
                                                                                           END:
  215 3
216 1
                         END SIU_INT
  217 1
                        END MAINSMOD
 Software and application note written by Charles Yager
         4 IS THE HIGHEST USED INTERRUPT
= 028FH 655D
= 0000H 0D
= 3FH+02H 63D+
= 3CH+00H 60D+
= 01H+00H 1D+
= 00H+00H 0D+
                                                                                                                60D+
1D+
0D+
                                                                                                                                 OD
OD
         BIT SIZE
BIT-ADDRESSABLE SIZE
                                                                                                                                OD
         AUXILIARY VARIABLE SIZE
MAXIMUM STACK SIZE
REGISTER-BANK(S) USED:
                                                                               = 0006H
= 0017H
                                                                                                                   23D
                                                                                     0 1 2
460 LINES READ
O PROGRAM ERROR(S)
END OF PL/M-51 COMPILATION
```

PL/M-51 COMPILER Application Module: Async/SDLC Protocol converter 100 Application Module: Asynchication Module: Asyncy Application Module: Asyncy Applicati

ISIS-II PL/M-51 V1.0
COMPILER INVOKED BY: : #2:plm51 : #2:unote.src

STITLE ('App Sdebug Sregisterbank(O) User\$mod:do; SNOLIST ('Application Module: Async/SDLC Protocol converter')

1 1

5 1 DECLARE

LIT	LITERALLY	'LITERALLY'
TRUE	LIT	'OFFH',
FALSE	LIT. (0." 32. 68)	'00H',
FOREVER	LIT	WHILE 1',
ESC	LIT G. PLANTED TIL	'1BH',
LF	LIT	'OAH',
CR	LIT	'ODH',
BS	LIT	'08H',
BEL	LIT	'07H',
EMPTY	LIT	'00H',
INUSE	LIT PL STO	'01H',
FULL	LIT	'02H',
USER_STATE_CLOSED		'00H',
LINK_DISCONNECTED	LIT RAD	'01H',
OVERFLOW	LIT	
DATA_TRANSMITTED	LIT	'03H',

# /\* BUFFERS \*/

BUFFER_LENGTH LI	T	'60',		
SIU_XMIT_BUFFER(BUFFER		BYTE	EXTERNAL	IDATA,
SIU_RECV_BUFFER (BUFFER	R_LENGTH)	BYTE	EXTERNAL,	
FIFO_T(256)	BYTE	AUXILIARY,		
IN_PTR_T	BYTE	AUXILIARY,		
OUT_PTR_T	BYTE	AUXILIARY,		
BUFFER_STATUS_T	BYTE	AUXILIARY,		
FIFO_R(256)	BYTE	AUXILIARY,		
IN PTR R	BYTE	AUXILIARY,		
OUT_PTR_R	BYTE	AUXILIARY,		
BUFFER STATUS R	BYTE	AUXILIARY,		
T UDIA 1909 TOT STORE STOU				
/* Variables and F	Parameters	*/		
and the second s				

LENGTH Ve 2014 Public		AUXILIARY,
CHAR THE THE THE THE THE THE	BYTE	AUXILIARY,
I	BYTE	AUXILIARY,
USART_CMD	BYTE	AUXILIARY,
DESTINATION_ADDRESS	BYTE	AUXILIARY,
SEND_DATA	BYTE	AUXILIARY,
RESULT	BYTE	AUXILIARY,
ERR_MESSAGE_INDEX	BYTE	AUXILIARY,
ERR_MESSAGE_PTR	WORD	AUXILIARY,

/\* Messages Sent to the Terminal \*/

PARITY(\*) BYTE CONSTANT(LF,CR, 'Parity Error Detected',LF,CR,OOH), FRAME(\*) BYTE CONSTANT(LF,CR, 'Framing Error Detected',LF,CR,OOH),

J lghi

PL/M-51 COMPILER Application Module: Async/SDLC Protocol converter 3.803.304 at 18:50:53 09/19/83 PAGE 2

19-60

/\* External Procedures \*/



lomi

PL/M-51 COMPILER Application Module: Async/SDLC Protocol converter 18 18:50:53 09/19/83 PAGE 3 POWER\_ON\_D: PROCEDURE EXTERNAL; END POWER\_ON\_D; 1 CLOSE: PROCEDURE EXTERNAL USING 2; 8 9 2 END CLOSE; OPEN: PROCEDURE EXTERNAL USING 2;
END OPEN:
TRANSMIT: PROCEDURE (XMIT\_BUFFER\_LENOTH) BYTE EXTERNAL; 10 2 TRANSMIT: PROCEDURE (XMIT\_BUFFER\_LENGTH) BYTE EXTERNAL;
DECLARE XMIT\_BUFFER\_LENGTH BYTE; 12 13 END TRANSMIT /\* Local Procedures \*/ TIMER\_O\_INT: PROCEDURE INTERRUPT 1 USING 1;
WAIT=0;
END TIMER\_O\_INT; 15 16 2 18 2 POWER\_ON: PROCEDURE USING O; 19 2 DECLARE TEMP BYTE AUXILIARY; SMD=54H; /\* Using DPLL, NRZI, PFS, TIMER 1, € 62.5 Kbps \*/ TMDD=21H; /\* Timer 0 16 bit, Timer 1 auto reload \*/ 20 23 5 TH1=OFFH: TIMER\_CONTROL=37H) /\* Initialize USART's system clock; 8254 \*/
TIMER\_O=O0H;
TIMER\_O=O0H; 24 25 26 27 2 TIMER\_CONTROL=77H; /\* Initialize TxC, RxC \*/ Definition for dip switch tied to P1.0 to P1.6 /# Bit Rate 3 2 1 300 on on on 1200 2400 4800 on on on off off on off One ne-raweq enemand at Computate Thank on off Computate Thank (One of the Transport of the Computate Thank (One of the Computate Thank) 9600 19200 Stop bit 4 TEMPHORNIS /\* Determine the parity and 8 of about the parity on the parity on the parity of the pari 6 off on off on off off even

```
Echo
                                                                                                       7
                                                                                                                                                                                                      PORES ON D: PROCEDURE EXTERNALL SHOP PORES ON DI
                                                                      off
                                                                                                       off
  28
                                                           TEMP=P1 AND O7H; /* Read the dip switch to determine the bit rate */
               5 5
  29
                                                           IF TEMP>5
                                                                      THEN TEMP=0;
                                                         DO CASE TEMP; LIAMESTER STYR STYRES LEVER SERVICE STREET S
 31
               3
                                   /# 300 #/
  32
                                                                      TIMER_1=83H;
TIMER_1=20H;
END:
  33
 34
                4
                                                                    END:
 36
                                                                                                                                                                      VINCE O INT: PROCEDURE INTERRUPT I DEIMO II
               4
                                   /# 1200 #/ DO;
                                                                        TIMER_1=20H;
 37
 38
               4
                                                                               TIMER_1=05H;
                                                                    END:
 40
               4
                                   /# 2400 #/ DO;
                                                                     TIMER_1=60H;
 41
                                                                                                                                              DECLARE TEAP SYTE AUXILIARY
               4
                                                                               TIMER_1=02H;
                                                                    END; ages c do s it shell are sine ulse prist at
 43
 44
                                   /# 4800 #/ DO;
 45
                                                                       TIMER_1=30H;
TIMER_1=01H;
 47
                                                                    END: 14 PESS 143012 ARRESTS & TRASU SELECTED BY HTCH JORTHOD ROMET
 48
              4
                                   /* 9600 */ DO;
 49
 50
              4
                                                                              TIMER_1=0;
 51
                                                                    END;
 52
                                   /# 19200 #/ DO;
                                                               TIMER_1=33H;
TIMER_1=0;
 53
 55
56
              4
                                                                  END;
                                                        END:
 57
              2
                                                        USART_STATUS=0; /* Software power-on reset for 8251A */
                                                        USART_STATUS=0;
USART_STATUS=0;
 59
             2
60
                                                        USART_STATUS=40H;
61
             2
                                                        TEMP=OAH;
                                                                                                    /* Determine the parity and # of stop bits */
                                                        TEMP=TEMP OR (P1 AND 30H);
62
                                                        IF STOP_BIT=1
THEN TEMP=TEMP OR OCOH;
ELSE TEMP=TEMP OR 40H;
             2
65
             2
                                                       ELSE TEMP=TEMP OR 40H;

USART_STATUS=TEMP; /* USART Mode Word */
USART_STATUS, USART_CMD=27H;/*USART Command Word RTS, RxE; DTR, TxEN=1*/
67
             2
68
             2
                                                        STAD=OFFH;
```



```
PL/M-5i COMPILER Application Module: Async/SDLC Protocol converter 18:50:53 09/19/83 PAGE 5
                                            SEND_DATA=0; /* Intialize Flags */
IN_PTR_T, OUT_PTR_T, IN_PTR_R, OUT_PTR_R = 0;/*Initialize FIFO PTRs*/
     70
                                                       BUFFER_STATUS_T, BUFFER_STATUS_R= EMPTY;

CALL POMER_ON_D;
    71
     72
   73 2 IP=O1H; /* USART's RxRdy is the highest priority */
/* Both external interrupts are level triggered*/
/* Enable USART RxRdy, SI, and Timer O interrupts*/
75 2 ERROR_FLAG=O;
76 1 END POMER_ON;
                                   END POWER_ON;
     76 1
                                  FIFO_R_IN: PROCEDURE (CHAR) USING 1)
DECLARE CHAR BYTE;
                                            FIFO_R(IN_PTR_R)=CHAR;
IN_PTR_R=IN_PTR_R+1;
IF BUFFER STATUS_R=EMPTY
THEN DO:
BUFFER STATUS_R=INUSE;
     81
                 2
     83
                                                                             BUFFER_STATUS_R=INUSE;
                                                                             EX=1: 100 /* Enable USART's TxD interrupt */ BUTATE ATTENDED ON DEED
     85
                                             ELSE IF ('BUFFER_STATUS_R=INUSE) AND (IN_PTR_R=OUT_PTR_R'))
THEN BUFFER_STATUS_R=FULL;
     87
    90
             1
                                    END FIFO_R_IN;
    91 2
                                    FIFO_R_OUT: PROCEDURE BYTE USING 1;
                                              DECLARE CHAR BYTE AUXILIARY;
    92
                                             DECLARE CHAR BYTE HOVALLED TO THE PROPERTY OF 
                                                                                                                                                                                             DECLARE CHAR SYTES
     93
     97
                 3
      98
                                              ELSE IF ((BUFFER_STATUS_R=FULL) AND (OUT_PTR_R-20=IN_PTR_R))
THEN BUFFER_STATUS_R=INUSE;

RETURN CHAR;

FIFO R OUT;
   100
  102 2
                                   END FIFO_R_OUT; TLI SE DES ILUS DE TOPPOS DES TIEN LEMATAG DESE MONTE
  103 1
  104 2
                                    USART_XMIT_INT: PROCEDURE INTERRUPT 2 USING 1;
```



lami

```
PL/M-51 COMPILER Application Module: Async/SDLC Protocol converter 18:50:53 09/19/83 PAGE 6
                                                                 DECLARE MESSAGE BASED ERR_MESSAGE_PTR(1) BYTE CONSTANT;
   105
                  2
                                                                                                                                                                                                                                   SEMO DATA-O: /# Intialize Flegs %/
                                                                IF ERROR_FLAG
THEN DO;
IF MESSAGE(ERR_MESSAGE_INDEX)<>0 /* Then continue to send the message */
    106
                      2
   108
                      3
                                                                                                                             THEN DO;

USART_DATA = MESSAGE(ERR_MESSAGE_INDEX);


ERR_MESSAGE_INDEX=ERR_MESSAGE_INDEX+1;
    110
   111
                                                                                                   ELSE DO: /* If message is done reset ERROR_FLAG and shut off interrupt if FIFO is empty */
ERROR_FLAG=0:
IF BUFFER_STATUS_R = EMPTY
    113
    114
   115
                                                                                                                                                          THEN EX1=0;
                                                                                                                                                                                                                                                                                                               STREET, PLASHOL
                                                                                                                                END:
   117
                        3
                                                                                                 END;
                                                             ELSE USART_DATA=FIFO_R_OUT;
  119
                       2
                                                                                                                                                                                                                                                          FIFG R_IN: PROCEDURE (CHAR) USING 1).
DECLARE CHAR BYTE:
                                                  END USART_XMIT_INT;
   120
                       1
                                                  SIU_RECV: PROCEDURE (LENGTH) PUBLIC USING 1;
   121
                      2
                                                                 DECLARE LENGTH BYTE,
I BYTE AUXILIARY;
    122
                      2
                                                                                                                                                                                                                                                        ISSUMITER STATUS REPLIES
    123
                       3
                                                                 DO I=O TO LENGTH-1;
                                                                               DO WHILE BUFFER_STATUS_R=FULL; /* Check to see if fifo is full */
   124
                                                                              END;
CALL FIFO_R_IN(SIU_RECV_SUFFER(I));
CALL FIFO_R_IN(SIU_RECV_S
    126
                       3
    127
                        3
                                                                 END:
   128
                       1
                                                  END SIU_RECV;
   129
                      2
                                                  FIFO_T_IN: PROCEDURE (CHAR) USING 2;
                                                                                                                                                                                                                                                       DECLARE CHAR SYTÉ AUXILIANY
                                                                 DECLARE CHAR BYTE;
   130
                      2
                                                                 FIFO_T(IN_PTR_T)=CHAR;
IN_PTR_T=IN_PTR_T+1;
IF CHAR=LF
    131
                       2
                                                                              THEN SEND_DATA=SEND_DATA+1; (A Squiresent GIT 448 SOME 41 (G-128
                                                              IF BUFFER_STATUS_T=EMPTY
THEN BUFFER_STATUS_T=INUSE;
ELSE IF ((BUFFER_STATUS_T=INUSE) AND (IN PTR_T+20=OUT_PTR_T))
THEN DD; /* Stop reception using CTS */
USART_STATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TSATUS_TS
   137
                      2
   139
                       3
  140
                       3
                                                                                                                                             THEN SEND_DATA=1;/*If the buffer is full and no LF has been received then send data */
   143
                                                                                                                   END;
                                                                                                                                                                                                                         USART XMIT_IMT: PROCEDURE INTERRUPT 2 USING 11
                                                  END FIFO_T_IN;
```





L/M-5			erter 3.05 tong A selenok mo. 18:50:53 · 09/19/		
				2	
145	2	FIFO_T_OUT: PROCEDURE BYTE ;		2	681
Jane					
146	2	DECLARE CHAR BYTE AUXILIARY;			
147	2	CHAR-ELEO TIOUT BYD TIV			
148	2		ericani anne esasere de la fine como		
149	5	OUT_PTR_T=OUT_PTR_T+1)  IF OUT_PTR_T=IN_PTR_T /* Then FIFO_T is empt.  THEN DO;	**/		
151	3	EA=0;			
152	3	BUFFER_STATUS_T=EMPTY;	DECLARE CHAR SYTS:		
153	3	SEND_DATA=O;			
154	3		M CHEC CHA BUTAYE TRABUS ELIMA CO.		
155	3				
		END;	TORS		
156	2	ELSE IF ((BUFFER_STATUS_T=FULL) AND (OUT_PTR_T-THEN DO;			
158	3	USART_STATUS, USART_CMD=USART_C	CMD OR 20H;		
159	3	BUFFER_STATUS_T=INUSE;			
160	3	END;			
161	2	IF (CHAR=LF AND SEND_DATA>O) THEN SEND_DATA=SE	ND_DATA-1;		
163	2	RETURN CHAR;			
164	1	END FIFO_T_OUT;			
165	2	ERROR: PROCEDURE (STATUS) USING 2	ATAG_THABU HRUTER		
	2				
166	Plat.	DECLARE STATUS BYTE;			
167	2	IF (STATUS AND OSH)<>O THEN ERR_MESSAGE_PTR=. PARITY;		5	
169	2	ELSE IF (STATUS AND 10H)<>0 THEN ERR_MESSAGE_PTR=. OVER_RUN;	DECLARE CHART SYTE WAYLETARY, TYPATULY AUXILITARY,		
171	2	ELSE IF (STATUS AND 20H) C>0			
		THEN ERR_MESSAGE_PTR=. FRAME;			
173	2	USART_STATUS=(USART_CMD OR 10H); /* Reset (	error flags on USART #/1 01 0=1 00		
	-		A THE CHARGE TABLETT		
174	2	ERR_MESSAGE_INDEX = 0;	THEM COTTO LINE		
175	5	ERROR_FLAG=1; EX1=1; /* Turn on Tx Interrupt */			892
1/0	-	CAL-1) /* furn on ix interrupt */	The state of the s		
177	1	END ERROR;			
178	2	LINK_DISC: PROCEDURE ;			
		/* This procedure sends the message 'Unable to	Get Online' to the terminal */		
179	2	DECLARE MESSAGE PTR WORD AUXILIARY,			ATE
			BYTE CONSTANT,		215
		J BYTE AUXILIARY,	ATRON RTS BEAGGON BRALIDED		
			R 20ADE HASED HASED HASED PARTICIPATE AUXILIANT		
180	2	EX1_STORE=EX1; /* Shut off async transmit in	terrupt */		
181	2	EX1=0;			
182	2	MESSAGE PTR=. LINK;			675
10%					
183	2	J=0;			









221	3	END; (10 (10 - 88 3 4 50 )	CALL CD(HEX_TABLE(BHR(THBTIMAYTON_A CALL_CD(HEX_TABLE(DFH AND DESTINATI		
222	1	END OUTPUT MESSAGE;	STORE CHARLES AND THE PERSONS AND THE PERSONS		
	•		CALL OUTFUT NESSACE! ADDR ACK FINEL		
			ions	- 0	283
			da		
223	2	MENU: PROCEDURE USING 2;	CMIT DEGREEATH TOTTON LIND	*	
24	2	DECLARE I BYTE AUXILIARY,			
		CHAR BYTE AUXILIARY, STATION_ADDRESS BYTE AUXILIARY,			
			:00		BESS
	30		CALL OUTPUT_HERROEELFIHE	A .	
25	2	START:			
		CALL DUTPUT_MESSAGE(.SIGN_DN);			
526	2	MO: CHAR=CI; /* Read a character */	CALL GUTPUT_MESSAGE1. FIRE		
27	3	DO I=O TO 4;	END! /e DQ CASE 4/	. 6	Eas
558	3	IF CHAR=MENU_CHAR(I)			
30	3	THEN GOTO M1;	CMart dva		705
31	2	M1: CALL CD(MENU_CHAR(I));	USARY MECV INT: PROCESORE INTERRUPT O VEINO 21		
32	2	IF I=5			
		THEN GOTO MO;	DECLARE CHAR BYYE AUXILIARYS STATUS BYYE AUXILIARYS	2	AAS
234	3	DO CASE I;			
35	4	DO:	CHARAST DATAS		
36	4	CALL DUTPUT MESSAGE(.STAT ADDR);		9	268
37	4	STATION_ADDRESS=SHL(GET_HEX, 4);	THEN CALL ENGIN (STATUS):		
38	4	STATION_ADDRESS=(STATION_ADDRESS O	R GET HEX), ARREN LIAS MENT		271
30	7	STATION_ADDRESS-\STATION_ADDRESS O	M 461_HEA71		273
39	4	STAD=STATION ADDRESS;	CALL PIFO_T_INICIONS		
					875
40	4	CALL DUTPUT_MESSAGE(.S_ADDR_ACK);	THEN CALL COSCHARD		
41	4	CALL CO(HEX_TABLE(SHR(STATION ADDR	EDG ALLL		
42	4	CALL CO(HEX_TABLE(OFH AND STATION_		1	278
43	4	CALL DUTPUT MESSAGE (. ADDR ACK FIN)			
44	4	END	DEVIN		
45	4	DO;			
246	4	CALL DUTPUT_MESSAGE(.DEST_ADDR);	IF SEND_DATACO THEN BO		
247	4	DESTINATION_ADDRESS=SHL(GET_HEX, 4)	15 NEARSTANG LINELIGH STIMM OD	-5-	
248	A	DESTINATION_ADDRESS=(DESTINATION_A	DDRESS OR GET HEX );		
70		DESTINATION_ADDRESS-(DESTINATION_A	DURESS OR GET_HEX 7)		
49	4	CALL DUTPUT_MESSAGE(. D ADDR ACK);			485

```
CALL CO(HEX_TABLE(SHR(DESTINATION_ADDRESS,4)));
CALL CO(HEX_TABLE(OFH_AND_DESTINATION_ADDRESS));
251
                          CALL DUTPUT MESSAGE (. ADDR_ACK FIN);
252
253
254
                      no.
                          CALL OUTPUT MESSAGE (. FIN);
255
256
                          CALL OPEN
                      END;
257
258
                          CALL DUTPUT MESSAGE (. FIN);
259
                          CALL CLOSE:
260
261
                      CALL DUTPUT MESSAGE (. FIN);
262
      3
                  END; /* DO CASE */
263
      3
             END MENU:
264
      1
             USART RECV INT: PROCEDURE INTERRUPT O USING 2:
265 2
                                                                                HI: CALL COCHENU_CHAR(I)1:
                  DECLARE CHAR
                                   BYTE AUXILIARY,
BYTE AUXILIARY;
266
    2
                  CHAR=USART_DATA;
STATUS=USART_STATUS AND 38H;
IF STATUS<>0
THEN CALL ERROR(STATUS);
268
269
                  FLSE IF CHAR=ESC
271
      2
                          CHAR-ESC
THEN CALL MENU; (KER THE NG RESERVED MELYATE) - BELINDER MULTATE
                  FLSE DO:
273
      3
                          CALL FIFO_T_IN(CHAR);
275
      3
                         IF ECHOMO
                              THEN CALL CO(CHAR);
277
    3
                       END:
278 1
             END USART_RECV_INT;
279 1
             BEGIN.
                  CALL POWER_ON;
                  DO FOREVER
280
                      IF SEND DATASO
281
                          THEN DO;
DO WHILE NOT(XMIT_BUFFER_EMPTY)) /*Wait until SIU_XMIT_BUFFer_
283
                                         is empty */
284
                                   END;
LEMOTH, CHAR =1;
SIU_XMIT_BUFFER(O)=DESTINATION_ADDRESS;
DO WHILE (*CHARC>LF) AND (LENOTH/BUFFER_LENOTH) AND (BUFFER_STATUS_T<>EMPTY));
285
284
```



latri

```
PL/M-51 COMPILER Application Module: Async/SDLC Protocol converter
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      7011450 18:50:53 09/19/83 PAGE 11
                                                                                                                                                                                                                                                                                                                                                                                                       CHAR-FIFO_T_OUT;
SIU_XMIT_BUFFER(LENGTH)=CHAR;
LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENGTH-LENG
           288
289
           290
                                                                                                                                                                                                                                                                                                                                                                 END:
                                                                                                                                               /* If the line entered at the terminal is greater than BUFFER_LENGTH char, send the first BUFFER_LENGTH char, then send the rest; since the SIU buffer is only BUFFER_LENGTH bytes */
L1: I=0; /* Use I to count the number of unsuccesful transmits */
              292
                                                              3
                                                                                                                                                                                                                                                                                                               RESULT=TRANSMIT(LENGTH): /* Send the message */ Lum 1948 and requested to the send of the 
           293
294
                                                                       3
                                                                                                                                                    RETRY:
                                                                                                                                                                                                                                                                                                                      IF RESULTCYDAIR_INFORMATION
THEN DO;

/* Wait 50 msec for link to connect then try again */
MAIT=1;
THO=3CH;
TLO=0AFH;
TLO=0AF
              296
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             WAIT=1;
THO=3CH; THO=5CH;
TLO=0AFH; THO=5CH;
TRO=1; THO=5CH;
TRO=1; THO=5CH;
THO=5CH
           296
297
298
299
300
301
302
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                END;
TRO=0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            /* BOLC COMMANDS AND RESPONSES */
              303
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  I=I+1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             IF I>100 THEN DO: /* Wait 5 sec to get on line else send error message to terminal and try again */
CALL LINK_DISC:
              306
           307
308
309
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  GOTO L1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             GOTO RETRY:
           310
                                                                            4
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 END:
                                                                                                                                                                                                                                                                                                                                    END
              312
                                                                                                                                                    END;
END USER MOD;
              313
    WARNINGS:
                                      NINGS:
2 IS THE HIGHEST USED INTERRUPT
2 IN THE HIGHEST USED INTERRUPT
4 STATE REPORAST HOLTHOGODIC 81 (1920)
MODULE INFORMATION:
CODE SIZE
CONSTANT SIZE
DIRECT VARIABLE SIZE
INDIRECT VARIABLE SIZE
BIT SIZE
BIT SIZE
BIT SIZE
AUXILIARY VARIABLE SIZE
HAXIMUM STACK SIZE
REGISTER-BANK(S) USED:
713 LINES READ
                                                                                                                                                                                                                                                                                                                                                                        (STATIC+OVERLAYABLE)
= 06B2H 1714D
= 01CFH 463D
= 00H+05H 0D+ 5D
= 00H+00H 0D+ 0D
= 02H+01H 2D+ 1D
= 00H+00H 0D+ 0D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          543D
                                                                                                                                                                                                                                                                                                                                                                             = 021FH
= 0028H
                                                                                                                                                                                                                                                                                                                                                                                                0 1 2
713 LINES READ
O PROGRAM ERROR(S)
END OF PL/M-51 COMPILATION
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     SECONDARY_ADDRESSES(NUMBER_OF_STATIONS)
SECONDARY_ADDRESSES(NUMBER_OF_STATIONS)
SYTE CONSTANT(SUM 43H)
```



PL/M-51 COMPILER RUPI-44 Primary Station TESTENDED F000079 3.02 onyen retubed a 20:47:13 09/26/83 PAGE a 1 ISIS-II PL/M-51 V1. 0 COMPILER INVOKED BY: :F2:PLM51 :F2:PNOTE. SRC STITLE ('RUPI-44 Primary Station') of Tolking and Tolk 5 1 /\* SDLC COMMANDS AND RESPONSES \*/ DECLARE SNRM LIT '93H',

UA LIT '73H',

DISC LIT '53H',

DM LIT '15H',

FRMR LIT '57H',

REQ\_DISC LIT '53H',

UP LIT '33H',

TEST LIT '05H',

DB LIT '15H', 6 1 LIT '11H',
'15H', RR RNR /\* REMOTE STATION BUFFER STATUS \*/ BUFFER\_READY LIT 'O', BUFFER\_NOT\_READY LIT '1', /\* STATION STATES \*/
DISCONNECT\_S LIT 'OOH', /\* LOGICALLY DISCONNECTED STATE\*/
GO\_TO\_DISC LIT 'O1H',
I\_T\_S LIT 'O2H', /\* INFORMATION TRANSFER STATE \*/ /\* PARAMETERS PASSED TO XMIT\_I\_T\_S \*/
/\* PARAMETERS PASSED TO XMIT\_I\_T\_S \*/
T\_I\_FRAME LIT 'OOH',
T\_RR LIT 'O1H',
T\_RNR LIT 'O2H',

/\* SECONDARY STATION IDENTIFICATION \*/
NUMBER\_OF\_STATIONS LIT '2',
SECONDARY\_ADDRESSES(NUMBER\_OF\_STATIONS)
BYTE CONSTANT(55H, 43H),





PL/M-51 COMPILER RUPI-44 Primary Station

20: 47: 13 09/26/83 PAGE 2

#### /\* Remote Station Database \*/

RSD(NUMBER\_OF\_STATIONS) STRUCTURE
(STATION\_ADDRESS BYTE,
STATION\_STATE BYTE, BYTE, BYTE,

BYTE. /\* The status of the secondary stations buffer \*/ NR
BUFFER\_STATUS
BYTE,
INFO\_LENGTH
BYTE,
DATA(64)
BYTE)
AUXILIARY,

WHI\_O\_RENT GKS

/\* VARIABLES \*/
STATION\_NUMBER BYTE AUXILIARY,
RECV\_FIELD\_LENGTH BYTE AUXILIARY,
HAIT BIT,

/\* BUFFERS \*/
SIU\_XMIT\_BUFFER(64) BYTE IDATA,
SIU\_RECV\_BUFFER(64) BYTE;

7	2	POWER_ON: PROCEDURE ;
8	2	DECLARE I BYTE AUXILIARY;
		110_7 0700
9	2.	TBS=. SIU_XMIT_BUFFER(O);
10	2	RBS=. SIU_RECV_BUFFER(0);
11	2	RBL=64; /* 64 Bute receive buffer */
12	2	RBE=1: /* Enable the SIU's receiver */
13	3	DO I= O TO NUMBER_OF_STATIONS-1;
14	3	RSD(I). STATION ADDRESS=SECONDARY ADDRESSES(I);
15	3	RSD(I). STATION STATE=DISCONNECT S;
16	3	RSD(I). BUFFER STATUS=BUFFER NOT READY;
17	3	RSD(I). INFO LENGTH=O;
		NONTE IN OCCUPANTION
18	3	END;
		1000
19	2	SMD=54H; /* Using DPLL, NRZI, PFS, TIMER 1, @ 62.5 Kbps */
20	2	TMOD=21H; FO-50R RD AD=50R
21	2	TH1=OFFH;
55	2	TCON=40H; /* Use timer O for receive time out interrupt */
23	2	IE=82H; %_TC3MMCD8IG=3FATS_MOITAIR_CR38PKSM_WQ1TATBIGRR
24	1	END POWER_ON;
25	2	XMIT: PROCEDURE (CONTROL_BYTE);
26	2	DECLARE CONTROL_BYTE BYTE;
27	2	TCB=CONTROL_BYTE;
28	2	TBF=1;





```
PL/M-51 COMPILER RUPI-44 Primary Station
                                                                                                                                                                                                                                                                      20: 47: 13 09/26/83 PAGE 3
                                                                          RTS=1;
      29
                      3335
      30
                                                                          DO WHILE NOT SI;
END;
                                                                       SI=O;
      32
                   1
      33
                                              END XMIT:
                                              TIMER_O_INT: PROCEDURE INTERRUPT 1 USING 1; SUPER BUT +\ 3776
WATT=O;
END TIMER_O_INT;
                  2 1
      34
      36
                                             TIME_OUT: PROCEDURE BYTE; /* Time_out returns true if there wasn't a frame received within 200 msec. If there was a frame received within 200 msec then time_out_returns false. */
     37 2
     38 2
                                                          DECLARE I BYTE AUXILIARY;
                                                          DO I=O TO 3;
      39
                    3
       40
                                                                          WAIT=1;
       41
                                                                           THO=3CH;
TLO=OAFH;
       42
                                                                        TLO-OAPH;
TRO-1;
DO WHILE WAIT;
IF SI=1
THEN GOTO T_01;
END;

END;

VRAIDING TIPK US +08T;

URN TRUE;

VRAIDING TIPK US +08T;

       44
      47
      49 2
                                                           RETURN TRUE;
      50 2
                                              SI=0;
RETURN FALSE;
END TIME_OUT;
     51 2
      52
                     1
      53
                   2
                                               SEND_DISC: PROCEDURE;
                                                                                     TBL=0;
CALL XMIT(DISC);
IF TIME_OUT=FALSE
THEN IF RCB=UA OR RCB=DM
THEN DO;
THEN DO;
     54
55
                       223
      56
      57
                       3
                                                                                                                                THEN DO;

RSD(STATION_NUMBER). BUFFER_STATUS=BUFFER_NOT_READY;

RSD(STATION_NUMBER). STATION_STATE=DISCONNECT_S;
      61
                      3
      62
                                                                                RBE=1;
                                              END SEND_DISC;
     63
                   1
     64 2
                                              SEND_SNRM: PROCEDURE;
                                                   TBL=0;
     65 2
```

98

RSD(STATION\_NUMBER), NR=((RSD(STATION\_NUMBER), NR+1) AND 07H); RBP=1;

/\* If an RNR was received buffer\_status will be changed in the supervisory



PL/M-	51 COM	PILER: RUPI-44 Primary Station 20:47:13 09/26/83	PAG	E
99	4	RECV_FIELD_LENGTH=RFL-1;		
100	4	END; [AD-MORE CAR 138 4A9-YUQ 3RITE AT		
101	3	ELSE RSD(STATION_NUMBER). STATION_STATE=GO_TO_DISC;		
102	3	END;		
103	2	ELSE IF (RCB AND 03H)=01H		
		THEN DO: /* Supervisory frame received */		
105	3	IF CHECK NR=FALSE		
		THEN RSD(STATION_NUMBER), STATION_STATE=QO_TO_DISC;		
		THREE CIVER CIVE		
107	3	ELSE IF ((RCB AND OFH)=O5H) /* then RNR */		
		THEN RSD(STATION_NUMBER). BUFFER STATUS=BUFFER NOT READY;		
109	3	END; LET'YE SHUCESONS IBM ASSES		
		18 (18 ) 등 19 (19 ) 1 (19 ) [10 ] (10 ) [10 ] (10 ) [10 ] (10 ) [10 ] (10 ) [10 ] (10 ) [10 ] (10 ) [10 ] (10 (		
110	3	ELSE DD: /* Unnumbered frame or unknown frame received */		
111	3	IF RCB=FRMR		
		THEN DD: /* If FRMR was received check Nr for an analysis and the state of the stat		
113	4	acknowledged I frame */ RCB=SIU_RECV_BUFFER(1);		
114	4	RCB=SIU_RECV_BUFFER(1); I=CHECK_NR;		
115	4			
116	3	END; RSD(STATION_NUMBER).STATION_STATE=GO_TO_DISC;		
117	3			
11,	9	END;		
118	2	RBE=1; and and rest rest of the state of the		
	-			
119	1	END RECEIVE: Good for ead-smart and state (Elimetrical State ) appointed to the		
		END RECEIVE:		
		IF CCERTOCATE ON MOMBERS NO = 1) AND 0781 = SHR (RCB-5)?		
120	2	XMIT_I_T_S: PROCEDURE (TEMP);		
		Company of the control of the contro		
121	2	DECLARE TEMP BYTE;		
		(SELAR MAUTER MART		
122	2	IF TEMP=T_I_FRAME		
	-	THEN DO; /* Transmit I frame */		
		/* Transfer the station buffer into internal ram */		
		END OFFICE MAC		
124	4	DO TEMP=O TO RSD(STATION_NUMBER). INFO_LENGTH-1;		
125	4	SIU_MIT_BUFFER(TEMP)=RSD(STATION_NUMBER), DATA(TEMP);		
126	4			
		END;		
		/* Build the I frame control field */** BY		
107	-			
127	3			
128	3	TBL=RSD(STATION_NUMBER). INFO_LENGTH;		
129	3	CALL XMIT(TEMP)) supported of 1110 support retained beviscer and make the		
130	3	FIFTIME_OUT=FALSE OF DESCRIPTION OF THE PROPERTY AND THE PROPERTY OF THE PROPE		
100	-	THEN CALL RECEIVE;		
132	3	END;		
		SELECT AND OTHER		
133	3	ELSE DO; /* Transmit RR or RNR*/		
134	3	IF TEMP=T_RRUNT=NA NOSHO DNA DAVOR DNA SANTERA AOSHO) RI		
		THEN TEMP=RR;		
136	3	ITHYO GMA (1+9M ELSE TEMP=RNR; 2)(89) 1=9M (930HMM_MGITATE) OBR		

```
PL/M-51 COMPILER RUPI-44 Primary Station
                                                                                                                                                                                            20:47:13 09/26/83 PAGE 6
                                                              TEMP=(SHL(RSD(STATION_NUMBER).NR,5) OR TEMP);
TBL=0;
CALL XMIT(TEMP);
IF TIME_OUT=FALSE
THEN CALL RECEIVE;
    138
    139
    142
                                                        END:
     143
                              END XMIT_I_T_S;
   144 2
                              BUFFER_TRANSFER: PROCEDURE;
    145 2
                                                          I
                                                                           BYTE AUXILIARY,
BYTE AUXILIARY,
                                     DECLARE
    146
                                     DO I=O TO NUMBER_DF_STATIONS-1;
IF RSD(I).STATION_ADDRESS=SIU_RECV_BUFFER(0)
                                                      THEN GOTO T1;
    149
              3
                                     END;
                                         IF I=NUMBER_____

THEN DO;

RETURN;

END;

ELSE IF RSD(1) INFO_LENGTH=0

THEN DO;

RSD(1) INFO_LENGTH=RECV_FIELD_LENGTH;

RSD(1) INFO_LENGTH=RECV_BUFFER(J);

END;

END;

RSD(1) DATA(J-1)=SIU_RECV_BUFFER(J);

END;

RBP=0;
                                 T1: IF I=NUMBER_OF_STATIONS \slash If the addressed station does not exits, then discard the data */
    150 2
     152
    153
154
155
    159
160
161
     162
    163 1
                              END BUFFER_TRANSFER
    164
               1
                              BEGIN:
                                      CALL POWER_ON;
     165 2
                                      DO FOREVER;
                                             DO STATION_NUMBER=0 TO NUMBER_OF_STATIONS-1;
STAD=RSD(STATION_NUMBER).STATION_ADDRESS;
IF RSD(STATION_NUMBER).STATION_STATE = DISCONNECT_S
THEN CALL SEND_SNRM;
ELSE IF RSD(STATION_NUMBER).STATION_STATE = GO_TO_DISC
THEN CALL SEND_DISC;
ELSE IF ((RSD(STATION_NUMBER).INFO_LENGTH>O) AND
(RSD(STATION_NUMBER).BUFFER_STATUS=BUFFER_READY))
THEN CALL XMIT_I_T_S(T_I_FRAME);
ELSE IF RBP=0
    166
167
168
    170
              3
    172 3
                                                     THEN CALL XMIT_I_TS\T_FR
ELSE IF RBP=0
THEN CALL XMIT_I_T_S(T_RR);
ELSE CALL XMIT_I_T_S(T_RNR);
    174 3
    176 3
                                                      IF RBP=1
THEN CALL BUFFER_TRANSFER;
    177 3
  PL/M-51 COMPILER RUPI-44 Primary Station
                                                                                                                                                                                            20: 47: 13 09/26/83 PAGE
   179 3
   180 2
                                     END;
   181 1
                             END MAINSMOD
 WARNINGS:
1 IS THE HIGHEST USED INTERRUPT
MODULE INFORMATION:
CODE SIZE
CONSTANT
DIRECT VARIABLE SIZE
INDIRECT VARIABLE SIZE
BIT SIZE
BIT SIZE
BIT-ADDRESSABLE SIZE
AUXILIARY VARIABLE SIZE
MAXIMUM STACK SIZE
REGISTER-BANK (S) USED:
456 LINES READ
O PROGRAM ERROR(S)
END OF PL/M-51 COMPILATION
                                                                        (STATIC+OVERLAYABLE)
= 053DH 1341D
= 0002H 2D
                                                                        = 0002H
= 40H+02H
= 40H+00H
= 01H+00H
= 00H+00H
= 0093H
= 0019H
                                                                                                    2D
64D+ 2D
64D+ 0D
1D+ 0D
0D+ 0D
```



### 8044AH/8344AH/8744H HIGH PERFORMANCE 8-BIT MICROCONTROLLER WITH ON-CHIP SERIAL COMMUNICATION CONTROLLER

■ 8744H — Includes User Programmable/Erasable EPROM

- 8044AH Includes Factory Mask Programmable ROM
- 8344AH For Use With External Program Memory

### 8051 MICROCONTROLLER CORE

# ■ Optimized for Real Time Control 12 MHz Clock, Priority Interrupts, 32 Programmable I/O lines, Two 16-bit Timer/Counters

- Boolean Processor
- 4K x 8 ROM, 192 x 8 RAM
- 64K Accessible External Program Memory
- 64K Accessible External Data Memory
- 4 µs Multiply and Divide

#### SERIAL INTERFACE UNIT (SIU)

- Serial Communication Processor that
  Operates Concurrently to CPU
- 2.4 Mbps Maximum Data Rate
- 375 Kbps using On-Chip Phase Locked Loop
- Communication Software in Silicon:
  - Complete Data Link Functions
  - Automatic Station Responses
- Operates as an SDLC Primary or Secondary Station

The RUPI-44 family integrates a high performance 8-bit Microcontroller, the Intel 8051 Core, with an intelligent/high performance HDLC/SDLC serial communication controller, called the Serial Interface Unit (SIU). See Figure 1. This dual architecture allows complex control and high speed data communication functions to be realized cost effectively.


Specifically, the 8044's Microcontroller features: 4K byte On-Chip program memory space; 32 I/O lines; two 16-bit timer/event counters; a 5-source; 2-level interrupt structure; a full duplex serial channel; a Boolean processor; and on-chip oscillator and clock circuitry. Standard TTL and most byte-oriented MCS-80 and MCS-85 peripherals can be used for I/O and memory expansion.

The Serial Interface Unit (SIU) manages the interface to a high speed serial link. The SIU offloads the On-Chip 8051 Microcontroller of communication tasks, thereby freeing the CPU to concentrate on real time control tasks.

The RUPI-44 family consists of the 8044, 8744, and 8344. All three devices are identical except in respect of on-chip program memory. The 8044 contains 4K bytes of mask-programmable ROM. User programmable EPROM replaces ROM in the 8744. The 8344 addresses all program memory externally.

The RUPI-44 devices are fabricated with Intel's reliable +5 volt, silicon-gate HMOSII technology and packaged in a 40-pin DIP.

The 8744H is available in a hermetically sealed, ceramic, 40-lead dual in-line package which includes a window that allows for EPROM erasure when exposed to ultraviolet light (See Erasure Characteristics). During normal operation, ambient light may adversely affect the functionality of the chip. Therefore, applications which expose the 8744H to ambient light may require an opaque label over the window.





### Table 1. RUPI™ -44 Family Pin Description

#### VSS

Circuit ground potential.

+5V power supply during operation and program verification.

#### PORT 0

Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data output during program verification. Port 0 can sink/source eight LS TTL loads.

#### PORT 1

Port 1 is an 8-bit quasi-bidirectional I/O port. It is used for the low-order address byte during program verification. Port 1 can sink/source four LS TTL loads.

In non-loop mode two of the I/O lines serve alternate

-RTS (P1.6). Request-to-Send output. A low indicates that the RUPI-44 is ready to transmit.

-CTS (P1.7) Clear-to-Send input. A low indicates that a receiving station is ready to receive.

Port 2 is an 8-bit quasi-bidirection I/O port. It also emits the high-order address byte when accessing external memory. It is used for the high-order address and the control signals during program verification. Port 2 can sink/source four LS TTL loads. TT baconere values

#### PORT 3

Port 3 is an 8-bit quasi-bidirectional I/O port. It also contains the interrupt, timer, serial port and RD and WR pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. Port 3 can sink/source four LS TTL loads.

In addition to I/O, some of the pins also serve alternate functions as follows:

-I/O RxD (P3.0). In point-to-point or multipoint configurations, this pin controls the direction of pin P3.1. Serves as Receive Data input in loop and diagnostic modes.

-DATA TxD (P3.1) In point-to-point or multipoint configurations, this pin functions as data input/output. In loop mode, it serves as transmit pin. A '0' written to this pin enables diagnostic mode.

INTO (P3.2). Interrupt 0 input or gate control input for counter 0.

INT1 (P3.3). Interrupt 1 input or gate control input for counter 1.

-TO(P3.4). Input to counter 0.

-SCLK T1 (P3.5). In addition to I/O, this pin provides input to counter 1 or serves as SCLK (serial clock) input.
-WR (P3.6). The write control signal latches the data

byte from Port 0 into the External Data Memory. -RD (P3.7). The read control signal enables External Data Memory to Port 0.

#### RST

A high on this pin for two machine cycles while the oscillator is running resets the device. A small external pulldown resistor ( $\approx$ 8.2K $\Omega$ ) from RST to V<sub>SS</sub> permits power-on reset when a capacitor (≈10µf) is also connected from this pin

#### ALE/PROG

Provides Address Latch Enable output used for latching the address into external memory during normal operation. It is activitated every six oscillator periods except during an external data memory access. It also receives the program pulse input for programming the EPROM version.

abivid one yigitluM au 4 Mi

intelligent/high performance HDLC/SDLC eN3Q The Program Store Enable output is a control signal that enables the external Program Memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. Remains high during internal program execution.

### MCS-80 and MCS-85 peripherals can be qqvA3

When held at a TTL high level, the RUPI-44 executes instructions from the internal ROM when the PC is less than 4096. When held at a TTL low level, the RUPI-44 fetches all instructions from external Program Memory The pin also receives the 21V EPROM programming supply voltage on the 8744.


#### XTAL 1 AVR and

Input to the oscillator's high gain amplifier. Required when a crystal is used. Connect to VSS when external source is used on XTAL 2, Id nig-0% and bepsalasq

#### XTAL 2

Output from the oscillator's amplifier. Input to the internal timing circuitry. A crystal or external source can be





Memory space is subdivided into a 156 byte Inter, 4 supplement of the part of



#### Functional Description General

The 8044 integrates the powerful 8051 microcontroller with an intelligent Serial Communication Controller to provide a single-chip solution which will efficiently implement a distributed processing or distributed control system. The microcontroller is a self-sufficient unit containing ROM, RAM, ALU, and its own peripherals. The 8044's architecture and instruction set are identical to the 8051's. The 8044 replaces the 8051's serial interface with an intelligent SDLC/HDLC Serial Interface Unit (SIU). 64 more bytes of RAM have been added to the 8051 RAM array. The SIU can communicate at bit rates up to 2.4 M bps. The SIU works concurrently with the Microcontroller so that there is no throughput loss in either unit. Since the SIU possesses its own intelligence, the CPU is off-loaded from many of the communications tasks, thus dedicating more of its computing power to controlling local peripherals or some external process.

#### The Microcontroller

The microcontroller is a stand-alone highperformance single-chip computer intended for use in sophisticated real-time application such as instrumentation, industrial control, and intelligent computer peripherals.

The major features of the microcontroller are:

- 8-bit CPU
- on-chip oscillator
- 4K bytes of ROM
- 192 bytes of RAM
- 32 I/O lines
- 64K address space for external Data Memory
- 64K address space for external Program-Memory
- two fully programmable 16-bit timer/counters
- a five-source interrupt structure with two priority levels
- bit addressability for Boolean processing
- 1 µsec instruction cycle time for 60% of the instructions 2 µsec instruction cycle time for 40% of the instructions
- 4 μsec cycle time for 8 by 8 bit unsigned Multiply/Divide

#### Internal Data Memory

Functionally the Internal Data Memory is the most flexible of the address spaces. The Internal Data Memory space is subdivided into a 256-byte Internal Data RAM address space and a 128-byte Special Function Register address space as shown in Figure 5.

The Internal Data RAM address space is 0 to 255. Four 8-Register Banks occupy locations 0 through 31. The stack can be located anywhere in the Internal Data RAM address space. In addition, 128 bit locations of the on-chip RAM are accessible through Direct Addressing. These bits reside in Internal Data RAM at byte locations 32 through 47. Currently locations 0 through 191 of the Internal Data RAM address space are filled with on-chip RAM.




Figure 5. Internal Data Memory Address Space

#### Parallel I/O

The 8044 has 32 general-purpose I/O lines which are arranged into four groups of eight lines. Each group is called a port. Hence there are four ports; Port 0, Port 1, Port 2, and Port 3. Up to five lines from 1 and Port 2 are dedicated to supporting the serial channel when the SIU is invoked. Due to the nature of the serial port, two of Port 3's I/O lines (P3.0 and P3.1) do not have latched outputs. This is true whether or not the serial channel is used.

Port 0 and Port 2 also have an alternate dedicated function. When placed in the external access mode, Port 0 and Port 2 become the means by



Table 1. MCS®-51 Instruction Set Description

		TIONS MENDAM GMA MA	
Mnemo			Byte Cyc
ADD	A,Rn	Add register to	
		Accumulator	1 1
ADD	A.direct	Add direct byte to	
	subroutine	Accumulator	2 1
ADD	A.@Ri	Add indirect RAM to	TER
9	ami		PIMICA
ADD	A #data	Add immediate data to	1000 1000 1000
AUU	A,#data	Add illillediate data to	2111
		Accumulator	2
ADDC	A,Rn	Add register to	1 964
		Accumulator with Carry	1 1
ADDC	A, direct	Add direct byte to A	
		with Carry flag	2 1
ADDC	A.@Ri	Add indirect RAM to A	
	umulator is	with Carry flag	1 24
ADDC	A.#data	Add immediate data to	
1000		A with Carry flag	2 1
SUBB	A.Rn		. ONE
3000	A.Hn	Subtract register from A	1 8
01100			SML
SUBB	A.direct	Subtract direct byte	
and the second	. top prilips to	from A with Borrow	2 1
SUBB	A.@Ri		
	2.0.011	from A with Borrow	1 1
SUBB	A.#data	Subtract immed data	
		from A with Borrow	2 1
INC	A & A 01, be	Increment Accumulator	PART
INC	Rn Isupa	Increment register.	1 1
INC	direct	Increment direct byte	2 ML
INC	@Ri	Increment indirect RAM	1 1
001735	DPTR		- anth
INC		Increment Data Pointer	1 2
DEC	A S register &	Decrement Accumulator	sund
DEC	Rn	Decrement register	1 1
DEC	direct	Decrement direct byte	2 1
DEC	@RI	Decrement indirect	
		RAM	1 001
MUL	AB	Multiply A & B	1 4
DIV	AB	Divide A by B	noteeto4
DA	A	Decimal Adjust	
no		Accumulator	1/391ip
LOGIC	AL OPERATIO	- Indirect internal RA 2N	
Mnemo	nic	Destination	Byte Cyc
		AND register to	Statebu
		Accumulator	1 1
ANITO	A.direct	AND direct bute to	tid
AIVL	Adirect		2
0.017	A OD 199	Accumulator	2 1
ANL	A.@Ri	AND indirect RAM to	Shbbs
	64-K program	Accumulator	1. 1
ANL	A.#data	AND immediate data to	
ed Iliw 9		Accumulator	2 1
ANL	direct.A	AND Accumulator to	
		direct byte	2 1
ANL	direct,#data	AND immediate data to	
-8 hs st	d junips includ	direct bute	3 2
ORL	A Ro		5 2
OUL	A,Rn	OR register to	
	Corporation 1	Accumulator OR direct byte to	namma HA
00.878			
ORL	A, direct	Accumulator	2 1

LOGIC	AL OPERATIO	NS (CONTINUED)					
Mnemonic Destination Byte Cyc							
ORL	A,@Ri	OR indirect RAM to	MOV				
		Accumulator	1 1				
ORL	A.#data						
1 1		Accumulator	2 1				
ORL		OR Accumulator to	VOM				
SIL	direct, A	direct byte	2 1				
ORL	direct.#data	OR immediate data to	VOM				
OnL	Unect, #data	direct byte	3 2				
XRL	A.Rn	Exclusive-OR register to	10000000				
ANL	A,nii						
VOI	will alarmi vel a	Accumulator	MOVIC				
XRL	A.direct	Exclusive-OR direct					
	and and or other to	byte to Accumulator	2 1				
XRL	A.@Ri	Exclusive-OR indirect					
		RAM to A	xVow!				
XRL	A.#data	Exclusive-OR					
		immediate data to A	XVOM1				
XRL	direct.A	Exclusive-OR Accumu-					
		lator to direct byte	2 1				
XRL	direct.#data	Exclusive-OR im-					
		mediate data to direct	3 2				
CLR	A AH ISMODE	Clear Accumulator	404				
CPL	A	Complement					
		Accumulator	HSU91				
RL	A	Rotate Accumulator Left	1 1				
RLC	A most arve	Rotate A Left through	19091				
8		the Carry flag	1 1				
RR	egister with A	Rotate Accumulator	HOX				
ALL A	10	Right	1 1				
RRC	A elyd togals	Rotate A Right through	HOX!				
nnc		Carry flag	1 1				
SWAP	noi ect RANA	Swap nibbles within the	1 <sub>HOX</sub> 1				
SWAP	A						
		Accumulator	dHox1				
	AWMA						
DAIA	RANSFER						
Mnemo	nic MOIT	Description BARRANTA	Byte Cyc				
MOV	A.Rn	Move register to					
			Minerio				
MOV	A.direct DE	Move direct byte to					
1 2	Fig.3	Accumulator	28101				
MOV	A.(a)R1	Move indirect RAM to	8138				
7 5		Accumulator	PTBC1				
MOV	A.#data	Mov immediate data to	190				
IVICV		Accumulator	21991				
MOV	Rn.A	Move Accumulator to	ANL				
SIOV	nii.A		1 1				
MOV	Rn.direct	register	JIMA				
MOV	Hn.direct	Move direct byte to	2 2				
	n with Carry	register	2 2				
MOV	Rn.#data	Move immediate data to					
	lo toem	register	2 1				
MOV	direct.A	Move Accumulator to					
-	The state of the s	direct byte	2 1				
MOV	direct,Rn	Move register to direct					
		byte	2 2				
MOV	direct, direct	Move direct byte to					
		direct	3 2				
MOV	direct,@Ri	Move indirect RAM to					
		direct byte	2 2				



### notighous 0 to 3 Table 1. (Cont.)

	TA TE	RANSFER (CO	NTINUED)	
Mn	nemor	nic	Description	Byte Cyc
MC			Move immediate data to	
IVIC	) V		direct byte	3 2
1				3 2
MC	VC	@RI,A	Move Accumulator to	
1			indirect RAM	1 1
MC	VC	@Ri,direct	Move direct byte to	
1			indirect RAM	2 2
MC	W	@Ri,#data	Move immediate data to	
1010	,	(Will, induta	indirect RAM	2 1
MC	211	DDTD # 1-1-10		_
INIC	JV	DPTH,#data16	Load Data Pointer with	
1			a 16-bit constant	3 2
MC	OVC	A,@A+DPTR	Move Code byte relative	
-			to DPTR to A	1 2
MC	OVC	A.@A+PC	Move Code byte relative	
1		A TOTAL PROPERTY.	to PC to A	1 2
100	XVC	A @D:		-
INC	JVX	A,@Ri	Move External RAM (8-	JAX
1	5	A platab s	bit addr) to A	1 2
MC	XVC	A,@DPTR	Move External RAM (16-	
1.			bit addr) to A	1 2
MC	XVC	@Ri,A	Move A to External RAM	
1		C III BO-	(8-bit addr)	1 2
NAC	XVC	@DPTR.A	Move A to External RAM	-
IVIC	JVX	WDFIR,A		ALQ
1 -	1		(16-bit addr)	1 2
PU	ISH	direct	Push direct byte onto	
1			stack	2 2
PC	P	direct	Pop direct byte from	
			stack	2 2
XC	H	A.Rn	Exchange register with	
1	,,,	"Tolstumps	Accumulator	1 1
100				1 1
IVO	11.1			
XC	H	A,direct	Exchange direct byte	OFF
1			with Accumulator	2 1
XC		A,@Ri		2 1
1			with Accumulator	2 1
хс			with Accumulator Exchange indirect RAM with A Exchange low-order	1 AW
хс	Н	A,@Ri	with Accumulator Exchange indirect RAM with A Exchange low-order	1 AW
хс	Н	A,@Ri	with Accumulator Exchange indirect RAM with A	1 AW
xc	CHD CHD	A.@Ri A.@Ri	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A	1 AW
XC XC	CHD CHD	A.@Ri A.@Ri	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION	TATATATATATATATATATATATATATATATATATATA
XC XC Mr	CHD CHD	A.@Ri A.@Ri	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A	1 AW
XC XC	CHD CHD	A.@Ri A.@Ri	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION	1 1 1 Byte Cyc
XC XC Mr. CL	CHD CHD	A,@Ri A,@Ri  AN VARIABLE	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description	1 1 1 Byte Cyc
XC XC Mr CL CL	OHD OOLE. nemoi	A,@Ri A,@Ri  AN VARIABLE nic C bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit	1 1 1 1 Byte Cyc 1 1 1 2 1
XC XC XC Mr CL CL SE	OHD OOLE nemoi	A.@Ri A.@Ri  AN VARIABLE nic C bit C	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC X	OOLE. R R TB	A,@Ri A,@Ri  AN VARIABLE nic C bit C bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit	1 1 1 1 1 1 2 1 1 1 2 1 1 2 1
XC X	OOLE. R.R.TB.TB	A,@Ri  A, @Ri  AN VARIABLE  nic  C  bit  C  bit  C	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC X	OOLE REMOTE TB	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC X	OOLE REMOTE TB	A,@Ri  A, @Ri  AN VARIABLE  nic  C  bit  C  bit  C	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC X	OOLE REMOTE TB	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC X	OOLE. R R TB TB TB L L L L L L L L L L L L L L L	A.@Ri A.@Ri  AN VARIABLE nic C bit C bit C bit C c bit C c bit C c bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag	Byte Cyc 1 1 1 2 1 1 1 1 2 1 1 1 2 1 1 1 1 2 1
XC XC XC Mr CL SE SE CP CP AN	OOLE. R R TB TB TB L L L L L L L L L L L L L L L	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC XC XC Mr CL SE SE CP CP AN	OHD OOLE nemoi R R TB TB L IL	A.@Ri A.@Ri  AN VARIABLE nic C bit C bit C bit C c bit C,bit C,/bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC XC XC Mr CL SE SE CP CP AN	OHD OOLE nemoi R R TB TB L IL	A.@Ri A.@Ri  AN VARIABLE nic C bit C bit C bit C c bit C c bit C c bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry OR direct bit to Carry	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCC XCC XCC Mrr CL CL SEE SE CP CP AN AN OF	CHD OOLE, R. R. TB TTB TTB TTB TLL TLL TLL TLL TLL TLL T	A.@Ri A.@Ri AN VARIABLE nic C bit C	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag Complement of direct bit to Carry flag AND complement of direct bit to Carry flag OR direct bit to Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XC XC XC Mr CL SE SE CP CP AN	CHD OOLE, R. R. TB TTB TTB TTB TLL TLL TLL TLL TLL TLL T	A.@Ri A.@Ri  AN VARIABLE nic C bit C bit C bit C c bit C,bit C,/bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag OR complement of	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCX	CHDOOLE REMOVED TO THE REMOVED THE REMOVED TO THE REMOVED THE REMOVED TO THE REMOVED	A.@Ri A.@Ri AN VARIABLE nic C bit C	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag OR complement of direct bit to Carry flag OR complement of	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCC XCC XCC Mrr CL CL SEE SE CP CP AN AN OF	CHDOOLE REMOVED TO THE REMOVED THE REMOVED TO THE REMOVED THE REMOVED TO THE REMOVED	A.@Ri A.@Ri AN VARIABLE nic C bit C	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag OR complement of direct bit to Carry flag OR complement of	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCC XCC XCC Mrn CL CL SE SE CP CP AN AN OP	CHDOOLE REMOVED TO THE REMOVED THE REMOVED TO THE REMOVED THE REMOVED TO THE REMOVED	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit C,bit C,/bit C/bit C./bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag OR complement of direct bit to Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCC XCC XCC Mrn CL CL SE SE CP CP AN AN OP	CHD	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit C,bit C,bit C/bit C,/bit C./bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag OR complement of direct bit to Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCO	CHD	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit C,bit C,/bit C/bit C./bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry OR direct bit to Carry flag OR complement of direct bit to Carry flag Move direct bit to Carry flag Move Carry flag to	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
XCO	CHD	A.@Ri A.@Ri AN VARIABLE nic C bit C bit C bit C,bit C,bit C/bit C,/bit C./bit	with Accumulator Exchange indirect RAM with A Exchange low-order Digit ind RAM w A  MANIPULATION Description Clear Carry flag Clear direct bit Set Carry flag Set direct Bit Complement Carry flag Complement direct bit AND direct bit to Carry flag AND complement of direct bit to Carry flag OR complement of direct bit to Carry flag	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Con	t.)	Table 1, MC					
PRO	GR	AM AND MAC	HINE CONTROL	eiH1	BRA		
100	Mnemonic Description Byte Cyc						
N. 50 OF 15	2000	addr11	Absolute Subroutine		SCA		
	17.5	300	Call	2	2		
LCA	LL	addr16	Long Subroutine Call	3	2		
RET			Return from subroutine	1	2		
RET			Return from interrupt	1	2		
AJN		addr11	Absolute Jump	2	2		
LJM	IP	addr16	Long Jump	3	2		
SJN		rel	Short Jump (relative				
			addr)	2	2		
JMF	,	@A+DPTR	Jump indirect relative to				
-		Assistant in	the DPTR	10	2		
JZ		rel	Jump if Accumulator is				
			Zero	2	2		
JNZ		rel	Jump if Accumulator is				
		Dan	Not Zero	2	2		
JC		rel	Jump if Carry flag is set	2	2		
JNC		Berlin	Jump if No Carry flag	2	2		
JB		bit,rel	Jump if direct Bit set	3	2		
JNB		bit,rel	Jump if direct Bit Not		-		
DIAL		Dit, rei lyd laen	set	3	2		
JBC	5	bit,rel	Jump if direct Bit is set	0	-		
JDC		direct lastific	& Clear bit	3	2		
CJN	IE	A, direct, rel	Compare direct to A &	0	-		
Con	-	A, ullect, let	Jump if Not Equal	3	2		
CJN	IE.	A #data ral	Comp, immed, to A &	3	2		
COIN	15	A,#data,rel		3	2		
CIA		Do Halata val	Jump if Not Equal	3	36		
CIV	IE	Rn,#data,rel	Comp, immed, to reg &	3	DIA		
0 14		AND A LOSS DO	Jump if Not Equal	3	2		
CIV	1E	@Ri,#data,rel	Comp, immed, to ind, &	0	OM		
211	-	agfellymuss A 1	Jump if Not Equal	3	2		
DJN	12	Rn,rel	Decrement register &	0	DEC		
-		. dive ment	Jump if Not Zero	2	2		
DJN	12	direct, rel	Decrement direct &		OEC		
			Jump if Not Zero	3	2		
NOF	,		No operation	1	JEJAA.		
Note	0 20	n data address	ing modes:				
Rn			gister R0-R7				
dire	ct		RAM locations, any I/O p	ort,			
			tatus register				
@Ri			ernal RAM location addres	sed	by		
		register R0					
#dat			ant included in instruction				
#dat	alo	instruction	ant included as bytes 2 & 3	3 01			
bit			e flags, any I/O pin, contro	olor			
		status bit	Sugar Printer				
Note	25.0	n program add	ressing modes:				
addi		-Destination	address for LCALL & LJN	IP n	nay		
137		be anywher	e within the 64-K program				
		memory ad	dress space		ANIL		
Add	r11		address for ACALL & AJM	Pw	ill be		
		within the s	ame 2-K page of program	200			
1		instruction	the first byte of the followi	119			
rel			Il conditional jumps inclu	de a	n 8-		
1			te, Range is +127-128 bytes				
		to first by					
Alln	nne		hted © Intel Corporation				
		oo oopying	,		10.85		



which the 8044 communicates with external program memory. Port 0 and Port 2 are also the means by which the 8044 communicates with external data memory. Peripherals can be memory mapped into the address space and controlled by the 8044.

#### Timer/Counters

The 8044 contains two 16-bit counters which can be used for measuring time intervals, measuring pulse widths, counting events, generating precise periodic interrupt requests, and clocking the serial communications. Internally the Timers are clocked at 1/12 of the crystal frequency, which is the instruction cycle time. Externally the counters can run up to 500 KHz.

#### Interrupt System

External events and the real-time driven on-chip peripherals require service by the CPU asynchronous to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution, a sophisticated multiple-source, two priority level, nested interrupt system is provided. Interrupt response latency ranges from 3  $\mu \rm sec$  to 7  $\mu \rm sec$  when using a 12 MHz clock.

All five interrupt sources can be mapped into one of the two priority levels. Each interrupt source can be enabled or disabled individually or the entire interrupt system can be enabled or disabled. The five interrupt sources are: Serial Interface Unit, Timer 1, Timer 2, and two external interrupts. The external interrupts can be either level or edge triggered.

#### Serial Interface Unit (SIU)

The Serial Interface Unit is used for HDLC/SDLC communications. It handles Zero Bit Insertion/Deletion, Flags, automatic address recognition, and a 16-bit cyclic redundancy check. In addition it implements in hardware a subset of the SDLC protocol such that it responds to many SDLC frames without CPU intervention. In certain applications it is advantageous to have the CPU control the reception or transmission of every single frame. For this reason the SIU has two modes of operation: "AUTO" and "FLEXIBLE" (or "NON-AUTO"). It is in the AUTO mode that the SIU responds to SDLC frames without CPU intervention; whereas, in the FLEXIBLE mode the reception or transmission of every single frame will be under CPU control.

There are three control registers and eight parameter registers that are used to operate the serial interface. These registers are shown in Figure 5 and Figure 6. The control registers set the modes of

operation and provide status information. The eight parameter registers buffer the station address, receive and transmit control bytes, and point to the on-chip transmit and receive buffers.

Data to be received or transmitted by the SIU must be buffered anywhere within the 192 bytes of onchip RAM. Transmit and receive buffers are not allowed to "wrap around" in RAM; a "buffer end" is generated after address 191 is reached.


With the addition of only a few bytes of code, the 8044's frame size is not limited to the size of its internal RAM (192 bytes), but rather by the size of external buffer with no degradation of the RUPI's features (e.g. NRZI, zero bit insertion/deletion, address recognition, cyclic redundancy check). There is a special function register called SIUST whose contents dictates the operation of the SIU. At low data rates, one section of the SIU (the Byte Processor) performs no function during known intervals. For a given data rate, these intervals (stand-by mode) are fixed. The above characteristics make it possible to program the CPU to move data to/from external RAM and to force the SIU to perform some desired hardware tasks while transmission or reception is taking place. With these modifications, external RAM can be utilized as a transmit and receive buffer instead of the internal RAM.

#### **AUTO Mode**

In the AUTO mode the SIU implements in hardware a subset of the SDLC protocol such that it responds to many SDLC frames without CPU intervention. All AUTO mode responses to the primary station will conform to IBM's SDLC definition. The advantages of the AUTO mode are that less software is required to implement a secondary station, and the hardware generated response to polls is much faster than doing it in software. However, the Auto mode can not be used at a primary station.

To transmit in the AUTO mode the CPU must load the Transmit Information Buffer, Transmit Buffer Start register, Transmit Buffer Length register, and set the Transmit Buffer Full bit. The SIU automatically responds to a poll by transmitting an information frame with the P/F bit in the control field set. When the SIU receives a positive acknowledgement from the primary station, it automatically increments the Ns field in the NSNR register and interrupts the CPU. A negative acknowledgement would cause the SIU to retransmit the frame.

To receive in the AUTO mode, the CPU loads the Receive Buffer Start register, the Receive Buffer Length register, clears the Receive Buffer Protect bit, and sets the Receive Buffer Empty bit. If the



H Jant House legating 0.103 en Figure 5. Mapping of Special Function registers was adversarial evil and




Figure 6. Serial Interface Unit Control registers



SIU is polled in this state, and the TBF bit indicates that the Transmit Buffer is empty, an automatic RR response will be generated. When a valid information frame is received the SIU will automatically increment Nr in the NSNR register and interrupt the CPU.

While in the AUTO mode the SIU can recognize and respond to the following commands without CPU intervention: I (Information), RR (Receive Ready), RNR (Receive Not Ready), REJ (Reject), and UP (Unnumbered Poll). The SIU can generate the following responses without CPU intervention: I (Information), RR (Receive Ready), and RNR (Receive Not Ready).

When the Receive Buffer Empty bit (RBE) indicates that the Receive Buffer is empty, the receiver is enabled, and when the RBE bit indicates that the Receive Buffer is full, the receiver is disabled. Assuming that the Receive Buffer is empty, the SIU will respond to a poll with an I frame if the Transmit Buffer is full. If the Transmit Buffer is empty, the SIU will respond to a poll with a RR command if the Receive Buffer Protect bit (RBP) is cleared, or an RNR command if RBP is set.

#### FLEXIBLE (or NON-AUTO) Mode

In the FLEXIBLE mode all communications are under control of the CPU. It is the CPU's task to encode and decode control fields, manage acknowledgements, and adhere to the requirements of the HDLC/SDLC protocols. The 8044 can be used as a primary or a secondary station in this mode.

To receive a frame in the FLEXIBLE mode, the CPU must load the Receive Buffer Start register, the Receive Buffer Length register, clear the Receive Buffer Protect bit, and set the Receive Buffer Empty bit. If a valid opening flag is received and the address field matches the byte in the Station Address register or the address field contains a broadcast address, the 8044 loads the control field in the receive control byte register, and loads the I field in the receive buffer. If there is no CRC error, the SIU interrupts the CPU, indicating a frame has just been received. If there is a CRC error, no interrupt occurs. The Receive Field Length register provides the number of bytes that were received in the information field.

To transmit a frame, the CPU must load the transmit information buffer, the Transmit Buffer Start register, the Transmit Buffer Length register, the Transmit Control Byte, and set the TBF and the RFS bit. The SIU, unsolicited by an HDLC/SDLC frame, will transmit the entire information frame, and interrupt the CPU, indicating the completion of transmission. For supervisory frames or unnumbered frames, the

transmit buffer length would be 0.

#### CRC

The FCS register is initially set to all 1's prior to calculating the FCS field. The SIU will not interrupt the CPU if a CRC error occurs (in both AUTO and FLEXIBLE modes). The CRC error is cleared upon receiving of an opening flag.

#### Frame Format Options

In addition to the standard SDLC frame format, the 8044 will support the frames displayed in Figure 7. The standard SDLC frame is shown at the top of this figure. For the remaining frames the information field will incorporate the control or address bytes and the frame check sequences; therefore these fields will be stored in the Transmit and Receive buffers. For example, in the non-buffered mode the third byte is treated as the beginning of the information field. In the non-addressed mode, the information field begins after the opening flag. The mode bits to set the frame format options are found in the Serial Mode register and the Status register.

#### **EXTENDED ADDRESSING**


To realize an extended control field or an extended address field using the HDLC protocol, the FLEXI-BLE mode must be used. For an extended control field, the SIU is programmed to be in the non-buffered mode. The extended control field will be the first and second bytes in the Receive and Transmit Buffers. For extended addressing the SIU is placed in the non-addressed mode. In this mode the CPU must implement the address recognition for received frames. The addressing field will be the initial bytes in the Transmit and Receive buffers followed by the control field.

The SIU can transmit and receive only frames which are multiples of 8 bits. For frames received with other than 8-bit multiples, a CRC error will cause the SIU to reject the frame.

# SDLC Loop Networks

The SIU can be used in an SDLC loop as a secondary or primary station. When the SIU is placed in the Loop mode it receives the data on pin 10 and transmits the data one bit time delayed on pin 11. It can also recognize the Go ahead signal and change it into a flag when it is ready to transmit. As a secondary station the SIU can be used in the AUTO or FLEXIBLE modes. As a primary station the FLEXIBLE mode is used; however, additional hardware is required for generating the Go Ahead bit pattern. In the Loop mode the maximum data rate is 1 Mbps clocked or 375 Kpbs self-clocked.





bebnetze as to bleit fortnes bebner Figure 7. Frame Format Options

### SDLC Multidrop Networks

The SIU can be used in a SDLC non-loop configuration as a secondary or primary station. When the SIU is placed in the non-loop mode, data is received and transmitted on pin 11, and pin 10 drives a tri-state buffer. In non-loop mode, modem interface pins, RTS and CTS, become available.

#### **Data Clocking Options**

The 8044's serial port can operate in an externally clocked or self clocked system. A clocked system provides to the 8044 a clock synchronization to the data. A self-clocked system uses the 8044's on-chip Digital Phase Locked Loop (DPLL) to recover the clock from the data, and clock this data into the Serial Receive Shift Register.

In this mode, a clock synchronized with the data is externally fed into the 8044. This clock may be generated from an External Phase Locked Loop, or possibly supplied along with the data. The 8044 can transmit and receive data in this mode at rates up to 2.4 Mbps.

This self clocked mode allows data transfer without

a common system data clock. An on-chip Digital Phase Locked Loop is employed to recover the data clock which is encoded in the data stream. The DPLL will converge to the nominal bit center within eight bit transitions, worst case. The DPLL requires a reference clock of either 16 times (16x) or 32 times (32x) the data rate. This reference clock may be externally applied or internally generated. When internally generated either the 8044's internal logic clock (crystal frequency divided by two) or the timer 1 overflow is used as the reference clock. Using the internal timer 1 clock the data reates can vary from 244 to 62.5 Kbps. Using the internal logic clock at a 16x sampling rate, receive data can either be 187.5 Kbps, or 375 Kbps. When the reference clock for the DPLL is externally applied the data rates can vary from 0 to 375 Kbps at a 16x sampling rate.

To aid in a Phase Locked Loop capture, the SIU has a NRZI (Non Return to Zero Inverted) data encoding and decoding option. Additionally the SIU has a preframe sync option that transmits two bytes of alternating 1's and 0's to ensure that the receive station DPLL will be synchronized with the data by the time it receives the opening flag.



#### **Control and Status Registers**

There are three SIU Control and Status Registers:

Serial Mode Register (SMD)

Status/Command Register (STS)

Send/Receive Count Register (NSNR)

The SMD, STS, and NSNR registers are all cleared by system reset. This assures that the SIU will power up in an idle state (neither receiving nor transmitting).

These registers and their bit assignments are described below.

#### SMD: Serial Mode Register (byte-addressable)

Bit: 7		6	5	4	3	2	1	0
SCM	12 S	CM1	SCM0	NRZI	LOOP	PFS	NB	NFCS

The Serial Mode Register (Address C9H) selects the operational modes of the SIU. The 8044 CPU can both read and write SMD. The SIU can read SMD but cannot write to it. To prevent conflict between CPU and SIU access to SMD, the CPU should write SMD only when the Request To Send (RTS) and Receive Buffer Empty (RBE) bits (in the STS register) are both false (0). Normally, SMD is accessed only during initialization.

The individual bits of the Serial Mode Register are as follows:

TOHOWS.		
Bit #	Name	Description of T Holasimens II obom
SMD.0	NFCS	No FCS field in the SDLC frame.
SMD.1	NB	Non-Buffered mode. No control field in the SDLC frame.
		Pre-Frame Sync mode. In this mode, the 8044 transmits two bytes before the first flag of a frame, for DPLL synchronization. If NRZI is enabled, 00H is sent; otherwise, 55H is sent. In either case, 16 pre-frame transitions are guaranteed.
SMD.3	LOOP	
SMD.4		NRZI coding option.  If bit = 1, NRZI coding is used. If bit = 0, then it is straight binary (NRZ)
SMD.5		Select Clock Mode — Bit 0
SMD.6		Select Clock Mode — Bit 1

The SCM bits decode as follows:

5	SCN	1		Data Rate
2	1	0	Clock Mode	(Bits/sec)*
0	0	0	Externally clocked	0-2.4M**
0	0	1	Reserved And of the balance	
0	1	0	Self clocked, timer overflow	244-62.5K

SMD.7 SCM2 Select Clock Mode — Bit 2

0	13819	Reserved 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
1	0 0	Self clocked, external 16x	0-375K
SC	M		Data Rate
2	1 0	Clock Mode	(Bits/sec)*
noto (	) 1	Self clocked, external 32x	0-187.5K
1 1	0	Self clocked, internal fixed	375K
Ve las	LI.	Self clocked, internal fixed	187.5k

<sup>\*</sup>Based on a 12 Mhz crystal frequency

#### STS: Status/Command Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
	TBF	RBE	RTS	SI	BOV	OPB	AM	RBP

The Status/Command Register (Address C8H) provides operational control of the SIU by the 8044 CPU, and enables the SIU to post status information for the CPU's access. The SIU can read STS, and can alter certain bits, as indicated below. The CPU can both read and write STS asynchronously. However, 2-cycle instructions that access STS during both cycles ('JBC/B, REL' and 'MOV /B,C.') should not be used, since the SIU may write to STS between the two CPU accesses.

The individual bits of the Status/Command Register are as follows:

are as foll	lows:	
Bit #	Name	Description
STS.0	RBP	Receive Buffer Protect. Inhibits writing of data into the receive buffer. In AUTO mode, RBP forces an RNR response instead of an RR.
	c (MA) c c Count and sand	AUTO Mode/Addressed Mode. Selects AUTO mode where AUTO mode is allowed. If NB is true, (=1), the AM bit selects the addressed mode. AM may be cleared by the SIU.
STS.2	OPB	Optional Poll Bit. Determines whether the SIU will generate an AUTO response to an optional poll (UP with P=0). OPB may be set or cleared by the SIU.
STS.3	BOV	Receive Buffer Overrun. BOV may be set or cleared by the SIU.
STS.4	SI	
STS.5		Request To Send. Indicates that the 8044 is ready to transmit or is transmitting. RTS may be read or writ-

may be written by the SIU.

<sup>\*\*0-1</sup>M bps in loop configuration



STS.6	is set to one by the CPU when it is
	ready to receive a frame, or has just read the buffer, and to zero by the
0-187.5K	SIU when a frame has been received.
STS.7	Transmit Buffer Full. Written by the CPU to indicate that it has filled

the transmit buffer. TBF may be

cleared by the SIU.

## NSNR: Send/Receive Count Register (bit-addressable)

Bit:	7	6	5	4	3	2	1	0
	NS2	NS1	NS0	SES	NR2	NR1	NR0	SER

The Send/Receive Count Register (Address D8H) contains the transmit and receive sequence numbers, plus tally error indications. The SIU can both read and write NSNR. The 8044 CPU can both read and write NSNR asynchronously. However, 2-cycle instructions that access NSNR during both cycles ('JBC /B, REL', and 'MOV /B,C') should not be used, since the SIU may write to NSNR between the two 8044 CPU accesses.

The individual bits of the Send/Receive Count Register are as follows:

Bit #	Name	Description
NSNR.0	SER	Receive Sequence Error: NS (P) ≠ NR (S)
NSNR.1	NRO	Receive Sequence Counter—Bit 0
NSNR.2	NR1	Receive Sequence Counter—Bit 1
NSNR.3	NR2	Receive Sequence Counter—Bit 2
NSNR.4	SES	Send Sequence Error: $NR (P) \neq NS (S)$ and $NR (P) \neq NS (S) + 1$
NSNR.5	NS0	Send Sequence Counter — Bit 0
NSNR.6	NS1	Send Sequence Counter — Bit 1
NSNR.7	NS2	Send Sequence Counter — Bit 2

#### Parameter Registers

There are eight parameter registers that are used in connection with SIU operation. All eight registers may be read or written by the 8044 CPU. RFL and RCB are normally loaded by the SIU.

The eight parameter registers are as follows:

### STAD: Station Address Register (byte-addressable)

The Station Address register (Address CEH) contains the station address. To prevent access conflict, the CPU should access STAD only when the SIU is idle (RTS=0

and RBE=0). Normally, STAD is accessed only during initialization

### TBS: Transmit Buffer Start Address Register (byte-addressable)

The Transmit Buffer Start address register (Address DCH) points to the location in on-chip RAM for the beginning of the I-field of the frame to be transmitted. The CPU should access TBS only when the SIU is not transmitting a frame (when TBF=0).

### TBL: Transmit Buffer Length Register (byte-addressable)

The Transmit Buffer Length register (Address DBH) contains the length (in bytes) of the I-field to be transmitted. A blank I-field (TBL=0) is valid. The CPU should access TBL only when the SIU is not transmitting a frame (when TBF=0).

NOTE: The transmit and recieve buffers are not allowed to "wrap around" in the on-chip RAM. A "buffer end" is automatically generated if address 191 (BFH) is reached.

### TCB: Transmit Control Byte Register (38.7) (byte-addressable)

The Transmit Control Byte register (Address DAH) contains the byte which is to be placed in the control field of the transmitted frame, during NON-AUTO mode transmission. The CPU should access TCB only when the SIU is not transmitting a frame (when TBF=0). The  $N_S$  and  $N_R$  counters are not used in the NON-AUTO mode.

### RBS: Receive Buffer Start Address Register (byte-addressable)

The Receive Buffer Start address register (Address CCH) points to the location in on-chip RAM where the beginning of the I-field of the frame being received is to be stored. The CPU should write RBS only when the SIU is not receiving a frame (when RBE=0).

# RBL: Receive Buffer Length Register (byte-addressable)

The Receive Buffer Length register (Address CBH) contains the length (in bytes) of the area in on-chip

RAM allocated for the received 1-field. RBL=0 is valid. The CPU should write RBL only when RBE=0.

### RFL: Receive Field Length Register (byte-addressable)

The Received Field Length register (Address CDH) contains the length (in bytes) of the received I-field that has just been loaded into on-chip RAM. RFL is loaded by the SIU. RFL=0 is valid. RFL should be accessed by the CPU only when RBE=0.



### RCB: Receive Control Byte Register (byte-addressable)

The Received Control Byte register (Address CAH) contains the control field of the frame that has just been received. RCB is loaded by the SIU. The CPU can only read RCB, and should only access RCB when RBE=0.

#### **ICE Support**

The 8044 In-Circuit Emulator (ICE-44) allows the user to exercise the 8044 application system and monitor the execution of instructions in real time.

The emulator operates with Intel's Intellec® development system. The development system interfaces with the user's 8044 system through an in-cable buffer box. The cable terminates in a 8044 pin-compatible plug, which fits into the 8044 socket in the user's system. With

the emulator plug in place, the user can excercise his system in real time while collecting up to 255 instruction cycles of real-time data. In addition, he can single-step the program.

Static RAM is available (in the in-cable buffer box) to emulate the 8044 internal and external program memory and external data memory. The designer can display and alter the contents of the replacement memory in the buffer box, the internal data memory, and the internal 8044 registers, including the SFRs.

#### SIUST: SIU State Counter (byte-addressable)

The SIU State Counter (Address D9H) reflects the state of the internal logic which is under SIU control. Therefore, care must be taken not to write into this register. This register provides a useful means for debugging 8044 receiver problem.

	Output Low Voltage			
				IOL = 3.2 mA IOL = 2.4 mA
	Output High Vollage			
	Output High Voltage Bus Mode, ALE, P			
HL.1				
		T to Activate Reset		
	Pin Capacitance			



#### ABSOLUTE MAXIMUM RATINGS\*

 \*NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D.C. CHARACTERISTICS: (TA = 0°C to 70°C, VCC = 5V = 10%, VSS = 0V)

Symbol	Parameter	Min	Max	Unit	Test Conditions
VIL	Input Low Voltage (Except EA Pin of 8744H)	-0.5	0.8	٧	cution of matructions in
VIL1	Input Low Voltage to EA Pin of 8744H	0	0.8	V	emulator operates wi
VIH	Input High Voltage (Except XTAL2, RST)	2.0	VCC - 0.5	V	the system the sevence the
VIH1	Input High Voltage to XTAL2, RST	2.5	VCC - 0.5	٧	XTAL1 = VSS
VOL	Output Low Voltage (Ports 1, 2, 3)*	72.44	0.45	V	IOL = 1.6mA
VOL1 Output Low Voltage (Port 0, ALE, PSEN)*					
	8744H		0.60 0.45	V	IOL = 3.2 mA IOL = 2.4 mA
	8044AH/8344AH		0.45	V	IOL = 3.2 mA
VOH	Output High Voltage (Ports 1, 2, 3)			V	IOH = -80 μA
VOH1	Output High Voltage (Port 0 in External Bus Mode, ALE, PSEN)			V	IOH = -400 μA
IIL	Logical 0 Input Current (Ports 1, 2, 3)		-500	μΑ	Vin = 0.45 V
IIL1	Logical 0 Input Current to EA Pin of 8744H only		-15	mA	
IIL2	Logical 0 Input Current (XTAL2)		-3.6	mA	Vin = 0.45 V
ILI	Input Leakage Current (Port 0) 8744H 8044AH/8344AH		±100 ±10	μΑ	0.45 < Vin < VCC 0.45 < Vin < VCC
IIH	Logical 1 Input Current to EA Pin of 8744H		500	μΑ	
IIH1	Input Current to RST to Activate Reset		500	μΑ	Vin < (VCC - 1.5V)
ICC	Power Supply Current: 8744H 8044AH/8344AH		285 170	mA mA	All Outputs Discon- nected: EA = VC0
CIO	Pin Capacitance		10	pF	Test Freq. = 1MHz

\*Notes: Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOLs of ALE and Ports 1 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.



A.C. CHARACTERISTICS: (T<sub>A</sub> = 0°C to +70°C, VCC = 5V ±10%, VSS = 0V)

Load Capacitance for Port 0, ALE, and PSEN = 100 pF, Load Capacitance for All Other Outputs = 80 pF)

#### **EXTERNAL PROGRAM MEMORY CHARACTERISTICS**

an	STCLCL-100	400	12MHz Osc		Variabl	TALE	
Symbol	Parameter	- OUN	Min	Max	Min	Max	Unit
TLHLL	ALE Pulse Width	48	127		2TCLCL-40	X Address Mc	ns
TAVLL	Address Valid to ALE Low	CS	43		TCLCL-40	of worlds I A	ns
TLLAX1	Address Hold After ALE Low	4	48		TCLCL-35	Data Hold	ns
TLLIV	ALE Low to Valid Instr in	18			CIH 1638A	IZ Data Float	ns
an 0	8744H			183	Valid Data In	4TCLCL-150	TLLE
s ns	8044AH/8344AH	58		233	nt sted bileV	4TCLCL-100	TAVE
TLLPL	ALE Low to PSEN Low		58	V	TCLCL-25	LALELOWIN	ns
TPLPH	PSEN Pulse Width 8744H	203	190		3TCLCL-60	L Address to	ns
	8044AH/8344AH		215	П	3TCLCL-35	VX Data Valid	ns
TPLIV	PSEN Low to Valid Instr in 8744H	53		100	HALLES	3TCLCL-150	ns
203	8044AH/8344AH	433		125	Before WR His	3TCLCL-125	ns
TPXIX	Input Instr Hold After PSEN	33	0		FOV sette	OZ Data Held	ns
TPXIZ <sup>2</sup>	Input Instr Float After PSEN	22		63	Address Float	TCLCL-20	ns
TPXAV <sup>2</sup>	PSEN to Address Valid		75	rig	TCLCL-8	AW to GR H_	ns
TAVIV		43 12 m TLLAX los	nt saerat to	267	8344AH to program mem	5TCLCL-150 5TCLCL-115	ns
TAZPL	Address Float to PSEN		-25		-25		ns

TLLAX for access to program memory is different from TLLAX for data memory.
 Interfacing RUPI-44 devices with float times up to 75ns is permissible. This limited bus contention will not cause any damage to Port 0 drivers.

#### EXTERNAL DATA MEMORY CHARACTERISTICS & = DOV .0007+ of 0.00 = , (7) .80178/8370AAAHO .0 A

	0, ALE, and POEN = 100 pr. (ther Outputs = 80 pF)			Iz Osc	Variable Clock 1/TCLCL = 1.2MHz to 12MHz		
Symbol	Parameter	81	Min	Max	Min	Max JAM	Unit
TRLRH	RD Pulse Width		400		6TCLCL-100		ns
TWLWH	WR Pulse Width	AND SHAPE US	400		6TCLCL-100	lo.	ns
TLLAX	Address Hold after ALE	107	48		TCLCL-35	ashig 3 ta 1	ns
TRLDV	RD Low to Valid Data in	Ph.		252	wo 17 to ot bil	5TCLCL-165	ns
TRHDX	Data Hold After RD	SA.	0	3677	0 0	iel sparith à TV	ns
TRHDZ	Data Float After RD		-	97	ni stent hileV	2TCLCL-70	ns
TLLDV	ALE Low to Valid Data In	81 18		517		8TCLCL-150	ns
TAVDV	Address to Valid Data In	222		585	3344AH	9TCLCL-165	ns
TLLWL	ALE Low to RD or WR Low	88	200	300	3TCLCL-50	3TCLCL+50	ns
TAVWL	Address to RD or WR Low	008	203		4TCLCL-130	H PSEN Puts	ns
TQVWX	8744H 8044AH/8344AH	215	13 23		TCLCL-70 TCLCL-60	8044AH/ PSEN Low	ns ns
TQVWH	Data Setup Before WR High	31	433		7TCLCL-150	SHAAAA8	ns
TWHQZ	Data Held After WR	0	33	N	TCLCL-50	rtani tugni ( )	ns
TRLAZ	RD Low to Address Float	а		25	Ploat After PSI	25	ns
TWHLH	8744H 8044AH/8344AH	75	33 43	133 123	TCLCL-50 TCLCL-40	TCLCL+50 TCLCL+40	ns ns


Note 1: TLLAX for access to program memory is different from TLLAX for access data memory.

#### Serial Interface

Symbol	lie notine Parameter and aid	Min	Max	Units	TugAX for secess to program re Interfacing RUPI-44 devices wil
TDCY	Data Clock	420		ns	damage to Port 0 drivers.
TDCL	Data Clock Low	180		ns	
TDCH	Data Clock High	100		ns	
tTD	Transmit Data Delay		140	ns	
tDSS	Data Setup Time	40		ns	
tDHS	Data Hold Time	40		ns	





#### **WAVEFORMS**






#### SERIAL I/O WAVEFORMS









#### AC TESTING INPUT, OUTPUT, FLOAT WAVEFORMS






AC testing inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0" Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0"

#### **EXTERNAL CLOCK DRIVE XTAL2**



		Vari Freq = 3.	on thus	
Symbol	Parameter	Min	Max	Unit
TCLCL	Oscillator Period	83.3	285.7	ns
TCHCX	High Time	20	TCLCL-TCLCX	ns
TCLCX	Low Time	20	TCLCL-TCHCX	ns
TCLCH	Rise Time	THE PERSON NAMED IN	20	ns
TCHCL	Fall Time		20	ns





This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. this propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component to component. Typically though,  $(T_A = 25^{\circ}\text{C}, \text{ fully loaded})$  RD and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.



#### 8744H EPROM CHARACTERISTICS

#### **Erasure Characteristics**

Erasure of the 8744H Program Memory begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 Ångstroms. Since sunlight and fluorescent lighting have wavelengths in this range, constant exposure to these light sources over an extended period of time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause unintentional erasure. If an application subjects the 8744H to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Ångstroms) to an integrated dose of at least 15 W-sec/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state. The commence of the state of the commence of the

Programming the EPROM

To be programmed, the 8744H must be running with a 4 to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate registers.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0-P2.3 of Port 2, while the data byte is applied to Port 0. Pins P2.4-P2.6 and PSEN should be held low, and P2.7 and RST high. (These are all TTL levels except RST, which requires 2.5V for high.) EA/VPP is held normally high, and is pulsed to +21V. While EA/VPP is at 21V, the ALE/PROG pin, which is normally being held high, is pulsed low for 50 msec. Then EA/VPP is returned to high. This is illustrated in Figure 3. Detailed timing specifications are provided in the EPROM Programming and Verification Characteristics section of this data sheet.

**Program Memory Security** 

The program memory security feature is developed around a "security bit" in the 8744H EPROM array. Once this "hidden bit" is programmed, electrical access to the contents of the entire program memory array becomes impossible. Activation of this feature is accomplished by programming the 8744H as described in "Programming the EPROM" with the exception that P2.6 is held at a TTL high rather than a TTL low. In addition, Port 1 and P2.0-P2.3 may be in any state. Figure 4 illustrates the security bit programming configuration. Deactivating the security feature, which again allows programmability of the EPROM, is accomplished by exposing the EPROM to ultraviolet light. This exposure, as described in "Erasure Characteristics," erases the entire EPROM array. Therefore, attempted retrieval of "protected code" results in its destruction.

**Program Verification** 

Program Memory may be read only when the "security feature" has not been activated. Refer to Figure 5 for Program Verification setup. To read the Program Memory, the following procedure can be used. The unit must be running with a 4 to 6 MHz oscillator. The address of a Program Memory location to be read is applied to Port 1 and pins P2.0-P2.3 of Port 2. Pins P2.4-P2.6 and PSEN are held at TTL low, while the ALE/PROG, RST, and EA/VPP pins are held at TTL high. (These are all TTL levels except RST, which requires 2.5V for high.) Port 0 will be the data output lines. P2.7 can be used as a read strobe. While P2.7 is held high, the Port 0 pins float. When P2.7 is strobed low, the contents of the addressed location will appear at Port 0. External pullups (e.g., 10K) are required on Port 0 during program verification.

THM 8-4






Figure 3. Programming Configuration | Illa 88 fil years and several students




Figure 4. Security Bit Programming Configuration







Figure 5. Program Verification Configuration


EPROM PROGRAMMING, SECURITY BIT PROGRAMMING AND VERIFICATION CHARACTERISTICS

(TA = 21°C to 27°C, VCC = 4.5V to 5.5V, Vcc = 0V)

Symbol	Parameter	Min	Max	Units	
Vpp	Programming Supply Voltage	20.5 (10)	та вис21.5 гос от	FOR PRVGRAMM	
IPP	Programming Current	MONTIONS SEE FIGURE	30	mA	
1/TCLCL	Oscillator Frequency	4	6	MHz	
TAVGL	Address Setup to PROG	48TCLCL			
TGHAX	Address Hold after PROG	48TCLCL			
TDVGL	Data Setup to PROG	48TCLCL			
TGHDX	Data Hold after PROG	48TCLCL			
TEHSH	ENABLE High to Vpp	48TCLCL			
TSHGL	Vpp Setup to PROG	. 10		μsec	
TGHSL	Vpp Hold after PROG	10		μsec	
TGLGH	PROG Width	45	55	msec	
TAVQV	Address to Data Valid		48TCLCL		
TELQV	ENABLE to Data Valid		48TCLCL		
TEHQZ	Data Float after ENABLE	0	48TCLCL		

# EPROM PROGRAMMING, SECURITY BIT PROGRAMMING AND VERIFICATION WAVEFORMS





ORDER NUMBER 230878-001

INTEL CORPORATION



# ARTICLE AR-307

**NOVEMBER 1983** 

© INTEL CORPORATION

January 1985 **ORDER NUMBER 230876-001** 

#### SUMMARY

The 8044 offers a lower cost and higher performance solution to networking microcontrollers than conventional solutions. The system cost is lowered by integrating an entire microcomputer with an intelligent HDLC/SDLC communication processor onto a single chip. The higher performance is realized by integrating two processors running concurrently on one chip; the powerful 8051 microcontroller and the Serial Interface Unit. The 8051 microcontroller is substantially off-loaded from the communication tasks when using the AUTO mode. In the AUTO mode the SIU handles many of the data link functions in hardware. The advantages of the AUTO mode are: less software is required to implement a secondary station data link, the 8051 CPU is offloaded, and the turn-around time is reduced, thus increasing the network throughput. Currently the 8044 is the only microcontroller with a sophisticated communications processor on-chip. In the future there will be more microcontrollers available following this trend.

#### INTRODUCTION

Today microcontrollers are being designed into virtually every type of equipment. For the household, they are turning up in refrigerators, thermostats, burglar alarms, sprinklers, and even water softeners. At work they are found in laboratory instruments, copiers, elevators, hospital equipment, and telephones. In addition, a lot of microcomputer equipment contains more than one microcontroller. Applications using multiple microcontrollers as well, as the office and home, are now faced with the same requirements that laboratory instruments were faced with 12 years ago — they need to connect them together and have them communicate. This need was satisfied in the laboratory with the IEEE-488 General Purpose Instrumentation Bus (GPIB). However, GPIB does not meet the current design objectives for networking microcontrollers.

Today there are many communications schemes and protocols available; some of the popular ones are GPIB, Async, HDLC/SDLC, and Ethernet. Common design objectives of today's networks are: low cost, reliable, efficient throughput, and expandable. In examining available solutions, GPIB does not meet these design objectives; first, the cable is too expensive (parallel communications), second, it can only be used over a limited distance (20 meters), and third, it can only handle a limited number of stations. For general networking, serial communications is preferable because of lower cable costs and higher reliability (fewer connections). While Ethernet provides very high performance, it is more of a system backbone rather than a microcontroller interconnect. Async, on the other hand, is inexpensive but it is not an efficient protocol for data block or file transfers. Even with some new modifications such as a 9 bit protocol for addressing, important functions such as acknowledgements, error checking/recovery, and data transparency are not standardized nor supported by available data comm chips.

SDLC, Synchronous Data Link Control, meets the requirements for communications link design. The physical medium can be used on two or four wire twisted pair with inexpensive transceivers and connectors. It can also be interfaced through modems, which allows it to be used on broadband networks, leased or switched telephone lines. VLSI controllers have been available from a number of vendors for years; higher performance and more user friendly SDLC controllers continue to appear. SDLC has also been designed to be very reliable. A 16 bit CRC checks the integrity of the received data, while frame numbering and acknowledgements are also built in. Using SDLC, up to 254 stations can be uniquely addressed, while HDLC addressing is unlimited. If an RS-422 only requires a single +5 volt power supply.

What will the end user pay for the added value provided by communications? The cost of the communications hardware is not the only additional cost. There will be performance degradation in the main application because the microcontroller now has additional tasks to perform. There are two extremes to the cost of adding communication capability. One could spend very little by adding an I/O port and have the CPU handle everything from the baud rate to the protocol. Of course the main application would be idle while the CPU was communicating. The other extreme would be to add another microcontroller to the system dedicated to communications. This communications processor could interface to the main CPU through a high speed parallel link or dual port RAM. This approach would maintain system performance, but it would be costly.

Adding HDLC/SDLC Networking Capability
Figure 1 shows a microcomputer system with a conventional HDLC/SDLC communications solution.
The additional hardware needed to realize the conventional design is: an HDLC/SDLC communication chip, additional ROM for the communication software, part of an interrupt controller, a baud rate generator, a phase locked loop, NRZI encoded/decoder, and a cable driver locked loop are used when the transmitter does not send the clock on a separate line from the data (i.e. over telephone lines, or two wire cable). the NRZI encoder/decoder is used in HDLC/SDLC to combine the clock into the data line. A phase locked loop is used to recover the clock from the data line.

The majority of the available communication chips provide a limited number of data link control functions. Most of them will handle Zero Bit Insertion/Deletion (ZBI/D), Flags, Aborts, Automatic




Figure 1. Conventional microcontroller networking solution

address recognition, and CRC generation and checking. It is the CPU's responsibility to manage link access, command recognition and response, acknowledgements and error recovery. Handling these tasks can take a lot of CPU time. In addition, servicing the transmission and reception of data bytes can also be very time consuming depending on the method used.

Using a DMA controller can increase the overall system performance, since it can transfer a block of data in fewer clock cycles than a CPU. In addition, the CPU and the DMA controller can multiplex their access to the bus so that both can be running at virtually the same time. However, both the DMA controller and the CPU are sharing the same bus, therefore, neither one get to utlize 100% of the bus bandwidth. Microcontrollers available today do not support DMA, therefore, they would have to use interrupts, since polling is unacceptable in a multitasking environment.

In an interrupt driven, the CPU has overhead in addition to servicing the interrupt. During each interrupt request the CPU has to save all of the important registers, transfer a byte, update pointers and counters, then restore all of its registers. At low bit rates this overhead may be insignificant. However, the percentage of overhead increases linearly with the bit rate. At high bit rates this overhead would consume all of the CPU's time. There is another nuisance factor associated with interrupt driven systems, interrupt latency. Too much interrupt latency will cause data to be lost from underrun and overrun errors.

The additional hardware necessary to implement the communications solution, as shown in Figure 1, would

require 1 LSI chip and about 10 TTL chips. The cost of CPU throughput degradation can be even greater. The percentage of time the CPU has to spend servicing the communication tasks can be anywhere from 10-100%, depending on the serial bit rate. These high costs will prevent consumer acceptance of networking microcomputer equipment.

A Highly Integrated, High Performance Solution. The 8044 reduces the cost of networking microcontrollers without compromising performance. It contains all of the hardware components necessary to implement a microcomputer system with communications capability, plus it reduces the CPU and software overhead of implementing HDLC/SDLC. Figure 2 shows a functional block diagram of the 8044.

The 8044 integrates the powerful 8051 microcontroller with an intelligent Serial Interface Unit to provide a single chip solution which efficiently implements a distributed processing or distributed control system. The microcontroller is a self sufficient unit containing ROM, RAM, ALU and its own peripherals. The 8044's architecture and instruction set are identical to the 8051's. The Serial Interface Unit (SIU) uses bit synchronous HDLC/SDLC protocol and can communicate at bit rates up to 2.4 Mbps, externally clocked, or up to 375 Kbps using the on-chip digital phase locked loop. The SIU contains its own processor, which operates concurrently with the microcontroller.

The CPU and the SIU, in the 8044, interface through 192 bytes of dual port RAM. There is no hardware arbitration in the dual port RAM. Both processor's memory access cycles are interlaced; each processor has access every other clock cycle. Therefore, there




Figure 2. 8044 single chip microcontroller networking solution

is no throughput loss in either processor as a result of the dual port RAM, and execution times are deterministic. Since this has always been the method for memory access on the 8051 microcontroller, 8051 programs have the same execution time in the 8044.

By integrating all of the communication hardware onto the 8051 microcontroller, the hardware cost of the system is reduced. Now several chips have been integrated into a single chip. This means that the system power is reduced, P.C. board space is reduced, inventory and assembly is reduced, and reliability is improved. The improvement in reliability is a result of fewer chips and interconnections on the P.C. board.

As mentioned before, there can be two extremes in a design which adds communications to the microcomputer system. The 8044 solution uses the high end extreme. The SIU on the 8044 contains its own processor which communicates with the 8051 processor through dual port RAM and control/status registers. While the SIU is not a totally independent communications processor, it substantially offloads the 8051 processor from the communication tasks.

The DMA on the 8044 is dedicated to the SIU. It cannot access external RAM, By having a DMA controller in the SIU, the 8051 CPU is offloaded. As a result of the dual port RAM design, the DMA does not share the running at full speed while the frames are being

transmitted or received. Also, the nuisance of overrun and underrun errors is totally eliminated since the dedicated DMA controller is guaranteed to meet the maximum data rates. Having a dedicated DMA controller means that the serial channel interrupt can be the lowest priority, thus allowing the CPU to have higher priority real time interrupts.

Figure 3 shows a comparison between the conventional and the 8044 solution on the percentage of time the CPU must spend sending data. This diagram was derived by assuming a 64 byte information frame is being transmitted repeatedly. The conventional solution is interrupt driven, and each interrupt service routine is assumed to take about 15 instructions with a 1 µsec instruction cycle time. At 533 Kbps, an interrupt would occur every 15 usec. Thus, the CPU becomes completely dedicated to servicing the serial communications. The conventional design could not support bit rates higher than this because of underruns and overruns. For the 8044 to repeatedly send 64 byte frames, it simply has to reinitialize the DMA controller. As a result, the 8044 can support bit rates up to 2.4 Mbps.

Some of the other communications tasks the CPU has to perform, such as link access, command recognition/response, and acknowledgements, are performed automatically by the SIU in a mode called "AUTO." The combination of the dedicated DMA controller and the AUTO mode, substantially offload




Figure 3. SIU offloads CPU

the CPU, thus allowing it to devote more of its power to other tasks.

### 8044's Auto Mode

In the AUTO mode the SIU implements in hardware a subset of the SDLC protocol such that it responds to many SDLC commands without CPU intervention. All AUTO mode responses to the primary station conform to IBM's SDLC definition. In the AUTO mode the 8044 can only be a secondary station operating in SDLC specified "Normal Response Mode." Normal Response Mode means that the secondary station can not transmit unless it is polled by the primary station. The SIU in the AUTO mode can recognize and respond to the following SDLC commands without CPU intervention: I (Information), RR (Receive Ready), RNR (Receive Not Ready), REJ (Reject), and for loop mode UP (Unnumbered Poll). The SIU can generate the following responses without CPU intervention: I, RR, and RNR. In addition, the SIU manages Ns and Nr in the control field. If it detects an error in either Ns or Nr, it interrupts the CPU for error recovery.

How does the SIU know what responses to send to the primary? It uses two status bits which are set by the CPU. The two bits are TBF (Transmit Buffer Full) and RBP (Receive Buffer Protect). TBF indicates that the CPU wants to send data, and RBP indicates that the receive data buffer is full. Table 1 shows the responses the SIU will send based on these two status bits. This is an innovative approach to communication design. The CPU in the 8044 with one instruction

can directly set a bit which communicates to the primary what its transmit and receive buffering status is

When the CPU wants to send a frame, it loads the transmit buffer with the data, loads the starting address and the count of the data into the SIU, then sets TBF to transmit the frame. The SIU waits for the primary station to poll it with a RR command. After the SIU is polled, it automatically sends the information frame to the primary with the proper control field. The SIU then waits for a positive acknowledgement from the primary before incrementing the Ns field and interrupting the CPU for more data. If a negative acknowledgement is received, the SIU automatically retransmits the frame.

When the 8044 is ready to receive information, the CPU loads the receive buffer starting address and the buffer length into the SIU, then enables the receiver. When a valid information frame with the correct address and CRC is received, the SIU will increment the Nr field, disable the receiver and interrupt the CPU indicating that a good I frame has been received. The CPU then sets RBP, reenables the receiver and processes the received data. By enabling the receiver with RBP set, the SIU will automatically respond to polls with a Receive Not Ready, thus keeping the link moving rather than timing out the primary from a disabled receiver, or interrupting the CPU with another poll before it has processed the data. After the data has been processed, the CPU clears RBP, returning to the Receive Ready responses.

Table 1. SIU's automatic responses in auto mode

	TALOG BIL	
TBF	CONVENTIO	RBP
0	DESIGN	0
0	etquriete	1 si evieo
bleit	ioninos bavisos	n ebao

STATUS BITS

RESPONSE

(RR) Receive ready

(RNR) Receive not ready

(I) Information

(I) Information

SDLC communications can be broken up into four states: Logical Disconnect State, Initialization State, Frame Reject State, and Information Transfer State.

Data can only be transferred in the Information Transfer State. More than 90% of the time a station will be in the Information Transfer State, which is where the SIU can run autonomously. In the other states, where error recovery, online/offline, and initialization takes place, the CPU manages the protocol.

In the Information Transfer State there are three common events which occur as illustrated in Figure 4, they are: 1) the primary polls the secondary and the secondary is ready to receive but has nothing to send, 2) the primary sends the secondary information, and 3) the secondary sends information to the primary. Figures 5, 6, and 7 compare the functions the conventional design and the 8044 must execute in order to respond to the primary for the cases in Figure 4.




Figure 4. SDLC commands and responses in the information transfer state

opom one in adapograp premotes alle it aldet

BENORES CASE 1 STIE SUTATE CONVENTIONAL 8044 **AUTO MODE** DESIGN Receive interrupts Poll Decode received control field Check NR field Load response into transmit control field Transmit interrupts 2000 and stold stold stold stold ill be in the Information Transfer State, which is

Figure 5. Primary polls secondary, secondary has nothing to send




Figure 6. Primary polls secondary, secondary sends information frame




Figure 7. Primary sends information frame to secondary

Using case 1 as an example, the conventional design first gets receive interrupts bringing the data from the SDLC comm chip into memory. The CPU must then decode the command in the control field and determine the response. In addition, it must check the Nr field for any pending acknowledgements. The CPU loads the transmit buffer with the appropriate address and control field, then transmits the frame. When the 8044 receives this frame in AUTO mode, the CPU never gets an interrupt because the SIU handles the entire frame reception and response automatically.

In SDLC networks, when there is no information transfers, case 1 is the activity on the line. Typically this is 80% of the network traffic. The CPU in the conventional design would constantly be getting interrupts and servicing the communications tasks, even when it has nothing to send or receive. On the other hand, the 8044 CPU would only get involved in communicating when it has data to send or receive.

Having the SIU implement a subset of the SDLC protocol in hardware not only offloads the CPU, but it also improves the throughput on the network. The

most critical parameter for calculating throughput on any high speed network is the station turnaround time; the time it takes a station to respond after receiving a frame. Since the 8044 handles all of the commands and responses of the Information Transfer State in hardware, the turnaround time is much faster than handling it in software, hence a higher throughput.

### 8044's Flexible Mode

In the "NON-AUTO" mode or Flexible mode, the SIU does not recognize or respond to any commands, nor does it manage acknowledgements, which means the CPU must handle link access, command recognition/response, acknowledgements and error recovery by itself. The Flexible mode allows the 8044 to have extended address fields and extended control fields, thus providing HDLC support. In the Flexible mode the 8044 can operate as a primary station, since it can transmit without being polled.


### Front End Communications Processor

The 8044 can also be used as an intelligent HDLC/SDLC front end for a microporcessor, capable of extensively off-loading link control functions for

the microporcessor. In some applications the 8044 can even be used for communications preprocessing, in addition to data link control. For this type of design the 8044 would communicate to the Host CPU through a FIFO, or dual port RAM. A block diagram of this design is given in Figure 8. A tightly coupled interface between the 8044 and the Host CPU would be established. The Host CPU would give the 8044 high level commands and data which the 8044 would convert to HDLC/SDLC. This particular type of design would be most appropriate for a primary Station which is normally a micro, mini, or mainframe

computer. Sophisticated secondary stations could also take advantage of this design.

Since the 8044 has ROM on chip, all the communications software is non-volatile. The 8044 primary station could down-line-load software to 8044 secondary stations. Once down-line-loading is implemented, software updates to the primary and secondary stations could be done very inexpensively. The only things which would remain fixed in ROM are the HDLC/SDLC communications software and the software interface to the HOST.



revoces on the activity of the

extended address fields and extended control fields, thus providing HDLC support. In the Flexible mode the 8044 can operate as a primary station, since it can transmit without being polled.

Front tand Communications Processor

The 8044 can also be used as an intelligent
HDLC/SDLC front end for a microporcessor, capable
of extensively off-loading link control functions for

Having the SIU implement a subset of the SDLC protocol in hardware not only offloads the CPU, but it also improves the throughput on the network. The

conventional design would constantly be getting in-

SYMPTOMS OF NOISE PROBLEMS 22-2	ystems for Electrically		
TYPES AND SOURCES OF ELECTRICAL NOISE	Noisy Environments		
ESD 22-3 Ground Noise 22-3			
"RADIATED" AND "CONDUCTED" NOISE 22-3			
TYPES OF FAILURES AND FAILURE MECHANISMS 22-4			
THE GAME PLAN 22-6			
CURRENT LOOPS			
SHEILDHIG SHEIDHIG SHEIDHIG 22-6 Shelding Against Capacitive Coupling 22-6 Shielding Against Inductive Coupling 22-6 RF Shielding 22-9			
CROUNDE			
POWER SUPPLY DISTRIBUTION AND DECOUPLING Selecting the Value of the Decoupling Cap. 22-15 The Case for On-Board Voltage Regulation. 22-16			
RECOVERING GRACEFULLY FROM A SOFTWARE UPSET 22-16			
SPECIAL PROBLEM AREAS			
PARTING THOUGHTS 22-21			

# Designing Microcontroller Systems for Electrically Noisy Environments Contents SYMPTOMS OF NOISE PROBLE TYPES AND SOURCES OF ELECTRICAL

SYMPTOMS OF NOISE PROBLEMS 22-	2
TYPES AND SOURCES OF ELECTRICAL NOISE	
Supply Line Transients	2
EMP and RFI	2
ESD	-3
Ground Noise	3
"RADIATED" AND "CONDUCTED" NOISE 22-	3
SIMULATING THE ENVIRONMENT 22-	-4
TYPES OF FAILURES AND FAILURE MECHANISMS	-4
THE GAME PLAN	-5
CURRENT LOOPS	-5
SHIELDING	-6
Shielding Against Capacitive Coupling 22-	-6
Shielding Against Inductive Coupling 22-	
RF Shielding	
GROUNDS	10
Safety Ground	
Signal Ground	
Practical Grounding	
Braided Cable	
Braided Cable	0
POWER SUPPLY DISTRIBUTION AND	
<b>DECOUPLING</b>	4
Selecting the Value of the Decoupling Cap 22-1	
The Case for On-Board Voltage Regulation . 22-1	
RECOVERING GRACEFULLY FROM A SOFTWARE	=
UPSET	
SPECIAL PROBLEM AREAS	18
ESD	
The Automotive Environment	10
The Automotive Environment	
PARTING THOUGHTS22-2	
REFERENCES 22-2	20

Digital circuits are often thought of as being immune to noise problems, but really they're not. Noises in digital systems produce software upsets: program jumps to apparently random locations in memory. Noise-induced glitches in the signal lines can cause such problems, but the supply voltage is more sensitive to glitches than the signal lines.

Severe noise conditions, those involving electrostatic discharges, or as found in automotive environments, can do permanent damage to the hardware. Electrostatic discharges can blow a crater in the silicon. In the automotive environment, in ordinary operation, the "12V" power line can show + and -400V transients.

This Application Note describes some electrical noises and noise environments. Design considerations, along the lines of PCB layout, power supply distribution and decoupling, and shielding and grounding techniques, that may help minimize noise susceptibility are reviewed. Special attention is given to the automotive and ESD environments.

### **Symptoms of Noise Problems**

Noise problems are not usually encountered during the development phase of a microcontroller system. This is because benches rarely simulate the system's intended environment. Noise problems tend not to show up until the system is installed and operating in its intended environment. Then, after a few minutes or hours of normal operation the system finds itself someplace out in left field. Inputs are ignored and outputs are gibberish. The system may respond to a reset, or it may have to be turned off physically and then back on again, at which point it commences operating as though nothing had happened. There may be an obvious cause, such as an electrostatic discharge from somebody's finger to a keyboard or the upset occurs every time a copier machine is turned on or off. Or there may be no obvious cause, and nothing the operator can do will make the upset repeat itself. But a few minutes, or a few hours, or a few days later it happens again.

One symptom of electrical noise problems is randomness, both in the occurrence of the problem and in what the system does in its failure. All operational upsets that occur at seemingly random intervals are not necessarily caused by noise in the system. Marginal VCC, inadequate decoupling, rarely encountered software conditions, or timing coincidences can produce upsets that seem to occur randomly. On the other hand, some noise sources can produce upsets downright periodically. Nevertheless, the more difficult it is to characterize an upset as to cause and effect, the more likely it is to be a noise problem.

### **Types and Sources of Electrical Noise**

The name given to electrical noises other than those that are inherent in the circuit components (such as thermal noise) is EMI: electromagnetic interference. Motors, power switches, fluorescent lights, electrostatic discharges, etc., are sources of EMI. There is a veritable alphabet soup of EMI types, and these are briefly described below.

### SUPPLY LINE TRANSIENTS

Anything that switches heavy current loads onto or off of AC or DC power lines will cause large transients in these power lines. Switching an electric typewriter on or off, for example, can put a 1000V spike onto the AC power lines.

The basic mechanism behind supply line transients is shown in Figure 1. The battery represents any power source, AC or DC. The coils represent the line inductance between the power source and the switchable loads R1 and R2. If both loads are drawing current, the line current flowing through the line inductance establishes a magnetic field of some value. Then, when one of the loads is switched off, the field due to that component of the line current collapses, generating transient voltages, v = L(di/dt), which try to maintain the current at its original level. That's called an "inductive kick." Because of contact bounce, transients are generated whether the switch is being opened or closed, but they're worse when the switch is being opened.

An inductive kick of one type or another is involved in most line transients, including those found in the automotive environment. Other mechanisms for line transients exist, involving noise pickup on the lines. The noise voltages are then conducted to a susceptible circuit right along with the power.

### EMP AND RFI

Anything that produces arcs or sparks will radiate electromagnetic pulses (EMP) or radio-frequency interference (RFI).




Figure 1. Supply Line Transients

AFN-02131A

Spark discharges have probably caused more software upsets in digital equipment than any other single noise source. The upsetting mechanism is the EMP produced by the spark. The EMP induces transients in the circuit, which are what actually cause the upset.

Arcs and sparks occur in automotive ignition systems, electric motors, switches, static discharges, etc. Electric motors that have commutator bars produce an arc as the brushes pass from one bar to the next. DC motors and the "universal" (AC/DC) motors that are used to power hand tools are the kinds that have commutator bars. In switches, the same inductive kick that puts transients on the supply lines will cause an opening or closing switch to throw a spark.

### FSD

Electrostatic discharge (ESD) is the spark that occurs when a person picks up a static charge from walking across a carpet, and then discharges it into a keyboard, or whatever else can be touched. Walking across a carpet in a dry climate, a person can accumulate a static voltage of 35kV. The current pulse from an electrostatic discharge has an extremely fast risetime — typically, 4A/nsec. Figure 2 shows ESD waveforms that have been observed by some investigators of ESD phenomena.

It is enlightening to calculate the L(di/dt) voltage required to drive an ESD current pulse through a couple of inches of straight wire. Two inches of straight wire has about 50nH of inductance. That's not very much, but using 50nH for L and 4A/nsec for di/dt gives an L(di/dt) drop of about 200V. Recent observations by W.M. King suggest even faster risetimes (Figure 2B) and the occurrence of multiple discharges during a single discharge event.

Obviously, ESD-sensitivity needs to be considered in the design of equipment that is going to be subjected to it, such as office equipment.

### GROUND NOISE

Currents in ground lines are another source of noise. These can be 60Hz currents from the power lines, or RF hash, or crosstalk from other signals that are sharing this particular wire as a signal return line. Noise in the ground lines is often referred to as a "ground loop" problem. The basic concept of the ground loop is shown in Figure 3. The problem is that true earth-ground is not really at the same potential in all locations. If the two ends of a wire are earth-grounded at different locations, the voltage difference between the two "ground" points can drive significant currents (several amperes) through the wire. Consider the wire to be part of a loop which contains, in addition to the wire, a voltage source that represents the difference in potential between the two ground points, and you have the classical "ground loop." By extension, the term is used to refer to any unwanted (and often unexpected) currents in a ground line.

### "Radiated" and "Conducted" Noise

Radiated noise is noise that arrives at the victim circuit in the form of electromagnetic radiation, such as EMP and RFI. It causes trouble by inducing extraneous voltages in the circuit. Conducted noise is noise that arrives at the victim circuit already in the form of an extraneous voltage, typically via the AC or DC power lines.

One defends against radiated noise by care in designing layouts and the use of effective shielding techniques. One defends against conducted noise with filters and suppres-




Figure 2. Waveforms of Electrostatic Discharge
Currents From a Hand-Held

sors, although layouts and grounding techniques are important here, too. a gribbing sylovin abortom send T

### Simulating the Environment about an exhaust oals

Addressing noise problems after the design of a system has been completed is an expensive proposition. The ill will generated by failures in the field is not cheap either. It's cheaper in the long run to invest a little time and money in learning about noise and noise simulation equipment, so that controlled tests can be made on the bench as the design is developing.

Simulating the intended noise environment is a two-step process: First you have to recognize what the noise environment is, that is, you have to know what kinds of electrical noises are present, and which of them are going to cause trouble. Don't ignore this first step, because it's important. If you invest in an induction coil spark generator just because your application is automotive, you'll be straining at the gnat and swallowing the camel. Spark plug noise is the least of your worries in that environment.

The second step is to generate the electrical noise in a controlled manner. This is usually more difficult than first imagined; one first imagines the simulation in terms of a waveform generator and a few spare parts, and then finds that a wideband power amplifier with a 200V dynamic range is also required. A good source of information on who supplies what noise-simulating equipment is the 1981 "ITEM" Directory and Design Guide (reference 6).

### Types of Failures and Failure Mechanisms


A major problem that EMI can cause in digital systems is intermittent operational malfunction. These software upsets occur when the system is in operation at the time an EMI source is activated, and are usually characterized by a loss of information or a jump in the execution of

the program to some random location in memory. The person who has to iron out such problems is tempted to say the program counter went crazy. There is usually no damage to the hardware, and normal operation can resume as soon as the EMI has passed or the source is de-activated. Resuming normal operation usually requires manual or automatic reset, and possibly re-entering of lost information.

Electrostatic discharges from operating personnel can cause not only software upsets, but also permanent ("hard") damage to the system. For this to happen the system doesn't even have to be in operation. Sometimes the permanent damage is latent, meaning the initial damage may be marginal and require further aggravation through operating stress and time before permanent failure takes place. Sometimes too the damage is hidden.

One ESD-related failure mechanism that has been identified has to do with the bias voltage on the substrate of the chip. On some CPU chips the substrate is held at -2.5V by a phase-shift oscillator working into a capacitor/diode clamping circuit. This is called a "charge pump" in chip-design circles. If the substrate wanders too far in either direction, program read errors are noted. Some designs have been known to allow electrostatic discharge currents to flow directly into port pins of an 8048. The resulting damage to the oxide causes an increase in leakage current, which loads down the charge pump, reducing the substrate voltage to a marginal or unacceptable level. The system is then unreliable or completely inoperative until the CPU chip is replaced. But if the CPU chip was subjected to a discharge spark once, it will eventually happen again, as and supply line callulated A . Astal

Chips that have a grounded substrate, such as the 8748, can sometimes sustain some oxide damage without actually becoming inoperative. In this case the damage is present, and the increased leakage current is noted; however, since the substrate voltage retains its design value, the damage is largely hidden.



we'll consider some preventive methods the Is quot form a found to the circuit inductance should

It must therefore be recognized that connecting port pins unprotected to a keyboard or to anything else that is subject to electrostatic discharges, makes an extremely dangerous configuration. It doesn't make any difference what CPU chip is being used, or who makes it. If it connects unprotected to a keyboard, it will eventually be destroyed. Designing for an ESD-environment will be discussed further on.

We might note here that MOS chips are not the only components that are susceptible to permanent ESD damage. Bipolar and linear chips can also be damaged in this way. PN junctions are subject to a hard failure mechanism called thermal secondary breakdown, in which a current spike, such as from an electrostatic discharge, causes microscopically localized spots in the junction to approach melt temperatures. Low power TTL chips are subject to this type of damage, as are op-amps. Op-amps, in addition, often carry on-chip MOS capacitors which are directly across an external pin combination, and these are susceptible to dielectric breakdown.

We return now to the subject of software upsets. Noise transients can upset the chip through any pin, even an output pin, because every pin on the chip connects to the substrate through a pn junction. However, the most vulnerable pin is probably the VCC line, since it has direct access to all parts of the chip: every register, gate, flip-flop and buffer.

The menu of possible upset mechanisms is quite lengthy. A transient on the substrate at the wrong time will generally cause a program read error. A false level at a control input can cause an extraneous or misdirected opcode fetch. A disturbance on the supply line can flip a bit in the program counter or instruction register. A short interruption or reversal of polarity on the supply line can actually turn the processor off, but not long enough for the power-up reset capacitor to discharge. Thus when the transient ends, the chip starts up again without a reset.

A common failure mode is for the processor to lock itself into a tight loop. Here it may be executing the data in a table, or the program counter may have jumped a notch, so that the processor is now executing operands instead of opcodes, or it may be trying to fetch opcodes from a nonexistent external program memory.

It should be emphasized that mechanisms for upsets have to do with the arrival of noise-induced transients at the pins of the chips, rather than with the generation of noise pulses within the chip itself, that is, it's not the chip that is picking up noise, it's the circuit.

### The Game Plan

Prevention is usually cheaper than suppression, so first we'll consider some preventive methods that might help to a

minimize the generation of noise voltages in the circuit. These methods involve grounding, shielding, and wiring techniques that are directed toward the mechanisms by which noise voltages are generated in the circuit. We'll also discuss methods of decoupling. Then we'll look at some schemes for making a graceful recovery from upsets that occur in spite of preventive measures. Lastly, we'll take another look at two special problem areas: electrostatic discharges and the automotive environment.

### **Current Loops**

The first thing most people learn about electricity is that current won't flow unless it can flow in a closed loop. This simple fact is sometimes temporarily forgotten by the overworked engineer who has spent the past several years mastering the intricacies of the DO loop, the timing loop, the feedback loop, and maybe even the ground loop. The simple current loop probably owes its apparent demise to the invention of the ground symbol. By a stroke of the pen one avoids having to draw the return paths of most of the current loops in the circuit. Then "ground" turns into an infinite current sink, so that any current that flows into it is gone and forgotten. Forgotten it may be, but it's not gone. It must return to its source, so that its path will by all the laws of nature form a closed loop.

The physical geometry of a given current loop is the key to why it generates EMI, why it's susceptible to EMI, and how to skield it. Specifically, it's the area of the loop that matters.

Any flow of current generates a magnetic field whose intensity varies inversely to the distance from the wire that carries the current. Two parallel wires conducting currents +1 and -1 (as in signal feed and return lines) would generate a nonzero magnetic field near the wires. where the distance from a given point to one wire is noticeably different from the distance to the other wire, but farther away (relative to the wire spacing), where the distances from a given point to either wire are about the same, the fields from both wires tend to cancel out. Thus, maintaining proximity between feed and return paths is an important way to minimize their interference with other signals. The way to maintain their proximity is essentially to minimize their loop area. And, because the mutual inductance from current loop A to current loop B is the same as the mutual inductance from current loop B to current loop A, a circuit that doesn't radiate interference doesn't receive it either.

Thus, from the standpoint of reducing both generation of EMI and susceptibility to EMI, the hard rule is to keep loop areas small. To say that loop areas should be minimized is the same as saying the circuit inductance should

be minimized. Inductance is by definition the constant of proportionality between current and the magnetic field it produces:  $\phi$  = L1. Holding the feed and return wires close together so as to promote field cancellation can be described either as minimizing the loop area or as minimizing L. It's the same thing.

### Shielding

There are three basic kinds of shields: shielding against capacitive coupling, shielding against inductive coupling, and RF shielding. Capacitive coupling is electric field coupling, so shielding against it amounts to shielding against electric fields. As will be seen, this is relatively easy. Inductive coupling is magnetic field coupling, so shielding against it is shielding against magnetic fields. This is a little more difficult. Strangely enough, this type of shielding does not in general involve the use of magnetic materials. RF shielding, the classical "metallic barrier" against all sorts of electromagnetic fields, is what most people picture when they think about shielding. Its effectiveness depends partly on the selection of the shielding material, but mostly, as it turns out, on the treatment of its seams and the geometry of its openings.

### SHIELDING AGAINST CAPACITIVE COUPLING

Capacitive coupling involves the passage of interfering signals through mutual or stray capacitances that aren't shown on the circuit diagram, but which the experienced engineer knows are there. Capacitive coupling to one's body is what would cause an unstable oscillator to change its frequency when the person reaches his hand over the circuit, for example. More importantly, in a digital system it causes crosstalk in multi-wire cables.

The way to block capacitive coupling is to enclose the circuit or conductor you want to protect in a metal shield. That's called an electrostatic or Faraday shield. If coverage is 100%, the shield does not have to be grounded, but it usually is, to ensure that circuit-to-shield capacitances go to signal reference ground rather than act as feedback and crosstalk elements. Besides, from a mechanical point of view, grounding it is almost inevitable.

A grounded Faraday shield can be used to break capacitive coupling between a noisy circuit and a victim circuit, as shown in Figure 4. Figure 4A shows two circuits capacitively coupled through the stray capacitance between them. In Figure 4B the stray capacitance is intercepted by a grounded Faraday shield, so that interference currents are shunted to ground. For example, a grounded plane can be inserted between PCBs (printed circuit boards) to eliminate most of the capacitive coupling between them.

Another application of the Faraday shield is in the elec-

trostatically shielded transformer. Here, a conducting foil is laid between the primary and secondary coils so as to intercept the capacitive coupling between them. If a system is being upset by AC line transients, this type of transformer may provide the fix. To be effective in this application, the shield must be connected to the greenwire ground.

### SHIELDING AGAINST INDUCTIVE COUPLING

With inductive coupling, the physical mechanism involved is a magnetic flux density B from some external interference source that links with a current loop in the victim circuit, and generates a voltage in the loop in accordance with Lenz's law: v = -NA(dB/dt), where in this case N = 1 and A is the area of the current loop in the victim circuit.

There are two aspects to defending a circuit against inductive pickup. One aspect is to try to minimize the offensive fields at their source. This is done by minimizing the area of the current loop at the source so as to promote field cancellation, as described in the section on current loops. The other aspect is to minimize the inductive pickup in the victim circuit by minimizing the area of that current loop, since, from Lenz's law, the induced voltage is proportional to this area. So the two aspects really involve the same corrective action: minimize the areas of the current loops. In other words, minimizing the offensiveness of a circuit inherently minimizes its susceptibility.




Figure 4. Use of Faraday Shield




Figure 5. External to the Shield,  $\phi$ =0

Shielding against inductive coupling means nothing more nor less than controlling the dimensions of the current loops in the circuit. We must look at four examples of this type of "shielding": the coaxial cable, the twisted pair, the ground plane, and the gridded-ground PCB layout.

The Coaxial Cable — Figure 5 shows a coaxial cable carrying a current 1 from a signal source to a receiving load. The shield carries the same current as the center conductor. Outside the shield, the magnetic field produced by +1 flowing in the center conductor is cancelled by the field produced by -1 flowing in the shield. To the extent that the cable is ideal in producing zero external magnetic field, it is immune to inductive pickup from external sources. The cable adds effectively zero area to the loop. This is true only if the shield carries the same current as the center conductor.

In the real world, both the signal source and the receiving load are likely to have one end connected to a common signal ground. In that case, should the cable be grounded at one end, both ends, or neither end? The answer is that it should be grounded at both ends. Figure 6A shows the situation when the cable shield is grounded at only one end. In that case the current loop runs down the center conductor of the cable, then back through the common ground connection. The loop area is not well defined. The shield not only does not carry the same current as the center conductor, but it doesn't carry any current at all. There is no field cancellation at all. The shield has no effect whatsoever on either the generation of EMI or susceptibility to EMI. (It is, however, still effective as an electrostatic shield, or at least it would be if the shield coverage were 100%.)

Figure 6B shows the situation when the cable is grounded at both ends. Does the shield carry all of the return current, or only a portion of it on account of the shunting effect of the common ground connection? The answer to that question depends on the frequency content of the signal. In general, the current loop will follow the path of least impedance. At low frequencies, 0Hz to several kHz, where the inductive reactance is insignificant, the current will follow the path of least resistance. Above a few kHz, where inductive reactance predominates, the current will follow the path of least inductance. The path of least




Figure 6. Use of Coaxial Cable

inductance is the path of minimum loop area. Hence, for higher frequencies the shield carries virtually the same current as the center conductor, and is therefore effective against both generation and reception of EMI.

Note that we have now introduced the famous "ground loop" problem, as shown in Figure 7A. Fortunately, a digital system has some built-in immunity to moderate ground loop noise. In a noisy environment, however, one can break the ground loop, and still maintain the shielding effectiveness of the coaxial cable, by inserting an optical coupler, as shown in Figure 7B. What the optical coupler does, basically, is allow us to re-define the signal source as being ungrounded, so that that end of the cable need not be grounded, and still lets the shield carry the same current as the center conductor. Obviously, if the signal source weren't grounded in the first place, the optical coupler wouldn't be needed.

The Twisted Pair — A cheaper way to minimize loop area is to run the feed and return wires right next to each other. This isn't as effective as a coaxial cable in minimizing loop area. An ideal coaxial cable adds zero area to the loop, whereas merely keeping the feed and return wires next to each other is bound to add a finite area.

However, two things work to make this cheaper method almost as good as a coaxial cable. First, real coaxial cables are not ideal. If the shield current isn't evenly distributed around the center conductor at every cross-




Figure 7. Use of Optical Coupler

section of the cable (it isn't), then field cancellation external to the shield is incomplete. If field cancellation is incomplete, then the effective area added to the loop by the cable isn't zero. Second, in the cheaper method the feed and return wires can be twisted together. This not only maintains their proximity, but the noise picked up in one twist tends to cancel out the noise picked up in the next twist down the line. Thus the "twisted pair" turns out to be about as good a shield against inductive coupling as coaxial cable is.

The twisted pair does not, however, provide electrostatic shielding (i.e., shielding against capacitive coupling). Another operational difference between them is that the coaxial cable works better at higher frequencies. This is primarily because the twisted pair adds more capacitive loading to the signal source than the coaxial cable does. The twisted pair is normally considered useful up to only about 1MHz, as opposed to near a GHz for the coaxial cable.

The Ground Plane — The best way to minimize loop areas when many current loops are involved is to use a ground plane. A ground plane is a conducting surface that is to serve as a return conductor for all the current loops in the circuit. Normally, it would be one or more layers of a multilayer PCB. All ground points in the circuit go not to a grounded trace on the PCB, but directly to the ground plane. This leaves each current loop in the circuit free to complete itself in whatever configuration yields minimum loop area (for frequencies wherein the

ground path impedance is primarily inductive).

Thus, if the feed path for a given signal zigzags its way across the PCB, the return path for this signal is free to zigzag right along beneath it on the ground plane, in such a configuration as to minimize the energy stored in the magnetic field produced by this current loop. Minimal magnetic flux means minimal effective loop area and minimal susceptibility to inductive coupling.

The Gridded-Ground PCB Layout — The next best thing to a ground plane is to lay out the ground traces on a PCB in the form of a grid structure, as shown in Figure 8. Laying horizontal traces on one side of the board and vertical traces on the other side allows the passage of signal and power traces. Wherever vertical and horizontal ground traces cross, they must be connected by a feed-through.

Have we not created here a network of "ground loops"? Yes, in the literal sense of the word, but loops in the ground layout on a PCB are not to be feared. Such inoffensive little loops have never caused as much noise pick-up as their avoidance has. Trying to avoid innocent little loops in the ground layout, PCB designers have forced current loops into geometries that could swallow a whale. That is exactly the wrong thing to do.

The gridded ground structure works almost as well as the ground plane, as far as minimizing loop area is concerned. For a given current loop, the primary return path may have to zig once in a while where its feed path zags,




Figure 8. PCB with Gridded Ground

but you still get a mathematically optimal distribution of currents in the grid structure, such that the current loop produces less magnetic flux than if the return path were restrained to follow any single given ground trace. The key to attaining minimum loop areas for all the current loops together is to let the ground currents distribute themselves around the entire area of the board as freely as possible. They want to minimize their own magnetic field. Just let them.

### RF SHIELDING

A time-varying electric field generates a time-varying magnetic field, and vice versa. Far from the source of a time-varying EM field, the ratio of the amplitudes of the electric and magnetic fields is always 377 ohms. Up close to the source of the fields, however, this ratio can be quite different, and dependent on the nature of the source. Where the ratio is near 377 ohms is called the far field, and where the ratio is significantly different from 377 ohms is called the near field. The ratio itself is called the wave impedance, E/H.

The near field goes out about 1/6 of a wavelength from the source. At 1MHz this is about 150 feet, and at 10MHz it's about 15 feet. That means if an EMI source is in the same room with the victim circuit, it's likely to be a near field problem. The reason this matters is that in the near field an RF interference problem could be almost entirely due to E-field coupling or H-field coupling, and that could influence the choice of an RF shield or whether an RF shield will help at all.

In the near field of a whip antenna, the E/H ratio is higher than 377 ohms, which means it's mainly an E-field generator. A wire-wrap post can be a whip antenna. Interference from a whip antenna would be by electric field coupling, which is basically capacitive coupling. Methods to protect a circuit from capacitive coupling, such as a Faraday shield, would be effective against RF

interference from a whip antenna. A gridded-ground structure would be less effective.

In the near field of a loop antenna, the E/H ratio is lower than 377 ohms, which means it's mainly an H-field generator. Any current loop is a loop antenna. Interference from a loop antenna would be by magnetic field coupling, which is basically the same as inductive coupling. Methods to protect a circuit from inductive coupling, such as a gridded-ground structure, would be effective against RF interference from a loop antenna. A Faraday shield would be less effective.

A more difficult case of RF interference, near field or far field, may require a genuine metallic RF shield. The idea behind RF shielding is that time-varying EMI fields induce currents in the shielding material. The induced currents dissipate energy in two ways: I<sup>2</sup>R losses in the shielding material and radiation losses as they re-radiate their own EM fields. The energy for both of these mechanisms is drawn from the impinging EMI fields. Hence the EMI is weakened as it penetrates the shield.

More formally, the  $1^2R$  losses are referred to as absorption loss, and the re-radiation is called reflection loss. As it turns out, absorption loss is the primary shielding mechanism for H-fields, and reflection loss is the primary shielding mechanism for E-fields. Reflection loss, being a surface phenomenon, is pretty much independent of the thickness of the shielding material. Both loss mechanisms, however, are dependent on the frequency  $(\omega)$  of the impinging EMI field, and on the permeability  $(\mu)$  and conductivity  $(\sigma)$  of the shielding material. These loss mechanisms vary approximately as follows:

reflection loss to an E-field (in dB) 
$$\sim \log \frac{\sigma}{\omega \mu}$$

absorption loss to an H-field (in dB)  $\sim t \sqrt{\omega \sigma \mu}$ 

where t is the thickness of the shielding material.

The first expression indicates that E-field shielding is more effective if the shield material is highly conductive, and less effective if the shield is ferromagnetic, and that low-frequency fields are easier to block than high-frequency fields. This is shown in Figure 9.




Figure 9. E-Field Shielding




Figure 10. H-Field Shielding

Copper and aluminum both have the same permeability, but copper is slightly more conductive, and so provides slightly greater reflection loss to an E-field. Steel is less effective for two reasons. First, it has a somewhat elevated permeability due to its iron content, and, second, as tends to be the case with magnetic materials, it is less conductive.

On the other hand, according to the expression for absorption loss to an H-field, H-field shielding is more effective at higher frequencies and with shield material that has both high conductivity and high permeability. In practice, however, selecting steel for its high permeability involves some compromise in conductivity. But the increase in permeability more than makes up for the decrease in conductivity, as can be seen in Figure 10. This figure also shows the effect of shield thickness.

A composite of E-field and H-field shielding is shown in Figure 11. However, this type of data is meaningful only in the far field. In the near field the EMI could be 90% H-field, in which case the reflection loss is irrelevant. It would be advisable then to beef up the absorption loss, at the expense of reflection loss, by choosing steel. A better conductor than steel might be less expensive, but quite ineffective.

A different shielding mechanism that can be taken advantage of for low frequency magnetic fields is the ability of a high permeability material such as mumetal to divert the field by presenting a very low reluctance path to the magnetic flux. Above a few kHz, however, the permeability of such materials is the same as steel.

In actual fact the selection of a shielding material turns out to be less important than the presence of seams, joints and holes in the physical structure of the enclosure. The shielding mechanisms are related to the induction of currents in the shield material, but the currents must be




Figure 11. E- and H-Field Shielding

allowed to flow freely. If they have to detour around slots and holes, as shown in Figure 12, the shield loses much of its effectiveness.

As can be seen in Figure 12, the severity of the detour has less to do with the area of the hole than it does with the geometry of the hole. Comparing Figure 12C with 12D shows that a long narrow discontinuity such as a seam can cause more RF leakage than a line of holes with larger total area. A person who is responsible for designing or selecting rack or chassis enclosures for an EMI environment needs to be familiar with the techniques that are available for maintaining electrical continuity across seams. Information on these techniques is available in the references.

### Grounds and prola laimeter basers-drue to all and

There are two kinds of grounds: earth-ground and signal ground. The earth is not an equipotential surface, so earth ground potential varies. That and its other electrical properties are not conducive to its use as a return conductor in a circuit. However, circuits are often connected to earth ground for protection against shock hazards. The other kind of ground, signal ground, is an arbitrarily selected reference node in a circuit—the node with respect to which other node voltages in the circuit are measured.

### SAFETY GROUND

The standard 3-wire single-phase AC power distribution system is represented in Figure 13. The white wire is earth-grounded at the service entrance. If a load circuit has a metal enclosure or chassis, and if the black wire develops a short to the enclosure, there will be a shock hazard to operating personnel, unless the enclosure itself is earth-grounded. If the enclosure is earth-grounded, a




Figure 12. Effect of Shield Discontinuity on Magnetically Induced Shield Current

short results in a blown fuse rather than a "hot" enclosure. The earth-ground connection to the enclosure is called a safety ground. The advantage of the 3-wire power system is that it distributes a safety ground along with the power.

Note that the safety-ground wire carries no current, except in case of a fault, so that at least for low frequencies it's at earth-ground potential along its entire length. The white wire, on the other hand, may be several volts off ground, due to the IR drop along its length.




Figure 13. Single-Phase Power Distribution

### SIGNAL GROUND

Signal ground is a single point in a circuit that is designated to be the reference node for the circuit. Commonly, wires that connect to this single point are also referred to as "signal ground." In some circles "power supply common" or PSC is the preferred terminology for these conductors. In any case, the manner in which these wires connect to the actual reference point is the basis of distinction among three kinds of signal-ground wiring methods: series, parallel, and multipoint. These methods are shown in Figure 14.

The series connection is pretty common because it's simple and economical. It's the noisiest of the three, however, due to common ground impedance coupling between the circuits. When several circuits share a ground wire, currents from one circuit, flowing through the finite impedance of the common ground line, cause variations in the ground potential of the other circuits. Given that the currents in a digital system tend to be spiked, and that the common impedance is mainly inductive reactance, the variations could be bad enough to cause bit errors in high current or particularly noisy situations.


The parallel connection eliminates common ground impedance problems, but uses a lot of wire. Other disadvantages are that the impedance of the individual ground lines can be very high, and the ground lines themselves can become sources of EMI.

In the multipoint system, ground impedance is minimized by using a ground plane with the various circuits connected to it by very short ground leads. This type of connection would be used mainly in RF circuits above 10MHz.

### PRACTICAL GROUNDING

A combination of series and parallel ground-wiring methods can be used to trade off economic and the various electrical considerations. The idea is to run series connections for circuits that have similar noise properties, and connect them at a single reference point, as in the parallel method, as shown in Figure 15.

In Figure 15, "noisy signal ground" connects to things like motors and relays. Hardware ground is the safety ground connection to chassis, racks, and cabinets. It's a mistake to use the hardware ground as a return path for signal currents because it's fairly noisy (for example, it's the hardware ground that receives an ESD spark) and tends to have high resistance due to joints and seams.






Figure 15. Parallel Connection of Series Grounds

Screws and bolts don't always make good electrical connections because of galvanic action, corrosion, and dirt. These kinds of connections may work well at first, and then cause mysterious maladies as the system ages.

Figure 16 illustrates a grounding system for a 9-track digital tape recorder, showing an application of the series/ parallel ground-wiring method.


Figure 17 shows a similar separation of grounds at the PCB level. Currents in multiplexed LED displays tend to put a lot of noise on the ground and supply lines because of the constant switching and changing involved in the scanning process. The segment driver ground is relatively quiet, since it doesn't conduct the LED currents. The digit driver ground is noisier, and should be provided with a separate path to the PCB ground terminal, even if the PCB ground layout is gridded. The LED feed and return current paths should be laid out on opposite sides of the board like parallel flat conductors.

Figure 18 shows right and wrong ways to make ground connections in racks. Note that the safety ground connections from panel to rack are made through ground straps, not panel screws. Rack 1 correctly connects signal ground to rack ground only at the single reference point. Rack 2 incorrectly connects signal ground to rack ground at two points, creating a ground loop around points 1, 2, 3, 4, 1.

Breaking the "electronics ground" connection to point 1 eliminates the ground loop, but leaves signal ground in rack 2 sharing a ground impedance with the relatively noisy hardware ground to the reference point; in fact, it may end up using hardware ground as a return path for signal and power supply currents. This will probably cause more problems than the ground loop.

### **BRAIDED CABLE**

Ground impedance problems can be virtually eliminated by using braided cable. The reduction in impedance is due to skin effect: At higher frequencies the current tends Figure 14. Three Ways to Wire the Grounds to flow along the surface of a conductor rather than uni-



has beel CBJ and babbase Figure 16. Ground System in a 9-Track Digital Recorder




Figure 17. Separate Ground for Multiplexed LED Display ave W earl T. At excell




Figure 18. Electronic Circuits Mounted in Equipment Racks Should Have Separate Ground Connections.

Rack 1 Shows Correct Grounding, Rack 2 Shows Incorrect Grounding

formly through its bulk. While this effect tends to increase the impedance of a given conductor, it also indicates the way to minimize impedance, and that is to manipulate the shape of the cross-section so as to provide more surface area. For its bulk, braided cable is almost pure surface.

### **Power Supply Distribution and Decoupling**

The main consideration for power supply distribution lines is, as for signal lines, to minimize the areas of the current loops. But the power supply lines take on an importance that no signal line has when one considers the fact that these lines have access to every PC board in the system. The very extensiveness of the supply current loops makes it difficult to keep loop areas small. And, a noise glitch on a supply line is a glitch delivered to every board in the system.

The power supply provides low-frequency current to the load, but the inductance of the board-to-board and chipto-chip distribution network makes it difficult for the power supply to maintain VCC specs on the chip while providing the current spikes that a digital system requires. In addition, the power supply current loop is a very large one, which means there will be a lot of noise pick-up. Figure 19A shows a load circuit trying to draw current spikes from a supply voltage through the line impedance. To the VCC waveform shown in that figure should be added the inductive pick-up associated with a large loop area.


Adding a decoupling capacitor solves two problems: The capacitor acts as a nearby source of charge to supply the current spikes through a smaller line impedance, and it

defines a much smaller loop area for the higher frequency components of EMI. This is illustrated in Figure 19B, which shows the capacitor supplying the current spike, during which VCC drops from 5V by the amount indicated in the figure. Between current spikes the capacitor recovers through the line impedance.

One should resist the temptation to add a resistor or an inductor to the decoupler so as to form a genuine RC or LC low-pass filter because that slows down the speed with which the decoupler cap can be refreshed. Good filtering and good decoupling are not necessarily the same thing.

The current loop for the higher frequency currents, then, is defined by the decoupling cap and the load circuit, rather than by the power supply and the load circuit. For the decoupling cap to be able to provide the current spikes required by the load, the inductance of this current loop must be kept small, which is the same as saying the loop area must be kept small. This is also the requirement for minimizing inductive pick-up in the loop.

There are two kinds of decoupling caps: board decouplers and chip decouplers. A board decoupler will normally be a 10 to 100 µf electrolytic capacitor placed near to where the power supply enters the PC board, but its placement is relatively non-critical. The purpose of the board decoupler is to refresh the charge on the chip decouplers. The chip decouplers are what actually provide the current spikes to the chips. A chip decoupler will normally be a 0.1 to 1 µf ceramic capacitor placed near the chip and connected to the chip by traces that minimize the area of the loop formed by the cap and the chip. If a chip decoupler is not properly placed on the board, it will be ineffective as a decoupler and will serve only to increase



sking in the said said gard and Figure 19. What a Decoupling Capacitor Does with a similar of year

the cost of the board. Good and bad placement of decoupling capacitors are illustrated in Figure 20.

Power distribution traces on the PC board need to be laid out so as to obtain minimal area (minimal inductance) in the loops formed by each chip and its decoupler, and by the chip decouplers and the board decoupler. One way to accomplish this goal is to use a power plane. A power plane is the same as a ground plane, but at VCC potential. More economically, a power grid similar to the ground grid previously discussed (Figure 8) can be used. Actually, if the chip decoupling loops are small, other aspects of the power layout are less critical. In other words, power planes and power gridding aren't needed, but power traces should be laid in the closest possible proximity to ground traces, preferably so that




Figure 20. Placement of Decoupling Capacitors

each power trace is on the direct opposite side of the board from a ground trace.

Special-purpose power supply distribution buses which mount on the PCB are available. The buses use a parallel flat conductor configuration, one conductor being a VCC line and the other a ground line. Used in conjunction with a gridded ground layout, they not only provide a low-inductance distribution system, but can themselves form part of the ground grid, thus facilitating the PCB layout. The buses are available with and without enhanced bus capacitance, under the names Mini/Bus® and Q/PAC® from Rogers Corp. (5750 E. McKellips, Mesa, AZ 85205).

### SELECTING THE VALUE OF THE DECOUPLING CAP

The effectiveness of the decoupling cap has a lot to do with the way the power and ground traces connect this capacitor to the chip. In fact, the area formed by this loop is more important than the value of the capacitance. Then, given that the area of this loop is indeed minimal, it can generally be said that the larger the value of the decoupling cap, the more effective it is, if the cap has a mica, ceramic, glass, or polystyrene dielectric.

It's often said, and not altogether accurately, that the chip decoupler shouldn't have too large a value. There are two reasons for this statement. One is that some capacitors, because of the nature of their dielectrics, tend to become inductive or lossy at higher frequencies. This is true of electrolytic capacitors, but mica, glass, ceramic, and polystyrene dielectrics work well to several hundred MHz. The other reason cited for not using too large a capacitance has to do with lead inductance.

The capacitor with its lead inductance forms a series LC circuit. Below the frequency of series resonance, the net impedance of the combination is capacitive. Above that frequency, the net impedance is inductive. Thus a decoupling capacitor is capacitive only below the frequency of series resonance. This frequency is given by

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

where C is the decoupling capacitance and L is the lead inductance between the capacitor and the chip. On a PC board this inductance is determined by the layout, and is the same whether the capacitor dropped into the PCB holes is  $0.001\mu f$  or  $1\mu f$ . Thus, increasing the capacitance lowers the series resonant frequency. In fact, according to the resonant frequency formula, increasing C by a factor of 100 lowers the resonant frequency by a factor of 10.

Figures quoted on the series resonant frequency of a 0.01 µf capacitor run from 10 to 15MHz, depending on the lead length. If these numbers were accurate, a 1 uf capacitor in the same position on the board would have a resonant frequency of 1.0 to 1.5MHz, and as a decoupler would do more harm than good. However, the numbers are based on a presumed inductance of a given length of wire (the lead length). It should be noted that a "length of wire" has no inductance at all, strictly speaking. Only a complete current loop has inductance, and the inductance depends on the geometry of the loop. Figures quoted on the inductance of a length of wire are based on a presumably "very large" loop area, such that the magnetic field produced by the return current has no cancellation effect on the field produced by the current in the given length of wire. Such a loop geometry is not and should not be the case with the decoupling loop.

Figure 21 shows VCC waveforms, measured between pins 40 and 20 (VCC and VSS) of an 8751 CPU, for several conditions of decoupling on a PC board that has a decoupling loop area slightly larger than necessary. These photographs show the effects of increasing the decoupling capacitance and decreasing the area of the decoupling loop. The indications are that a  $1\mu f$  capacitor is better than a  $0.1\mu f$  capacitor, which in turn is better than nothing, and that the board should have been laid out with more attention paid to the area of the decoupling loop.

Figure 21E was obtained using a special-purpose experimental capacitor designed by Rogers Corp. 'Q-Pac Division, Mesa, AZ) for use as a decoupler. It con. sts of two parallel plates, the length of a 40-pin DIP, separated by a

ceramic dielectric. Sandwiched between the CPU chip and the PCB (or between the CPU socket and the PCB), it makes connection to pins 40 and 20, forming a leadless decoupling capacitor. It is obviously a configuration of minimal inductance. Unfortunately, the particular sample tested had only 0.07µf of capacitance and so was unable to prevent the 1MHz ripple as effectively as the configuration of Figure 21D. It seems apparent, though, that with more capacitance this part will alleviate a lot of decoupling problems.

### THE CASE FOR ON-BOARD VOLTAGE REGULATION

To complicate matters, supply line glitches aren't always picked up in the distribution networks, but can come from the power supply circuit itself. In that case, a well-designed distribution network faithfully delivers the glitch throughout the system. The VCC glitch in Figure 22 was found to be coming from within a bench power supply in response to the EMP produced by an induction coil spark generator that was being used at Intel during a study of noise sensitivity. The VCC glitch is about 400mV high and some 20μsec in duration. Normal board decoupling techniques were ineffective in removing it, but adding an on-board voltage regulator chip did the job.

Thus, a good case can be made in favor of using a voltage regulator chip on each PCB, instead of doing all the voltage regulation at the supply circuit. This eases requirements on the heat-sinking at the supply circuit, and alleviates much of the distribution and board decoupling headaches. However, it also brings in the possibility that different boards would be operating at slightly different VCC levels due to tolerance in the regulator chips; this then leads to slightly different logic levels from board to board. The implications of that may vary from nothing to latch-up, depending on what kinds of chips are on the boards, and how they react to an input "high" that is perhaps 0.4V higher than local VCC.

### Recovering Gracefully from a Software Upset

Even when one follows all the best guidelines for designing for a noisy environment, it's always possible for a noise transient to occur which exceeds the circuit's immunity level. In that case, one can strive at least for a graceful recovery.

Graceful recovery schemes involve additional hardware and/or software which is supposed to return the system to a normal operating mode after a software upset has occurred. Two decisions have to be made: How to recognize when an upset has occurred, and what to do about it.

If the designer knows what kinds and combinations of




Figure 21. Noise on V<sub>CC</sub> Line and the state of the state




Figure 22. EMP-Induced Glitch

outputs can legally be generated by the system, he can use gates to recognize and flag the occurrence of an illegal state of affairs. The flag can then trigger a jump to a recovery routine which then may check or re-initialize data, perhaps output an error message, or generate a simple reset.

The most reliable scheme is to use a so-called watchdog circuit. Here the CPU is programmed to generate a periodic signal as long as the system is executing instructions in an expected manner. The periodic signal is then used to hold off a circuit that will trigger a jump to a recovery routine. The periodic signal needs to be AC-coupled to the trigger circuit so that a "stuck-at" fault won't continue to hold off the trigger. Then, if the processor locks up someplace, the periodic signal is lost and the watchdog triggers a reset.

In practice, it may be convenient to drive the watchdog circuit with a signal which is being generated anyway by the system. One needs to be careful, however, that an upset does in fact discontinue that signal. Specifically, for example, one could use one of the digit drive signals going to a multiplexed display. But display scanning is often handled in response to a timer-interrupt, which may continue operating even though the main program is in a failure mode. Even so, with a little extra software, the signal can be used to control the watchdog (see reference 8 on this).

Simpler schemes can work well for simpler systems. For example, if a CPU isn't doing anything but scanning and decoding a keyboard, there's little to lose and much to gain by simply resetting it periodically with an astable multivibrator. It only takes about 13µsec (at 6MHz) to reset an 8048 if the clock oscillator is already running.

A zero-cost measure is simply to fill all unused program memory with NOPs and JMPs to a recovery routine. The effectiveness of this method is increased by writing the program in segments that are separated by NOPs and

JMPs. It's still possible, of course, to get hung up in a data table or something. But you get a lot of protection, for the cost.

Further discussion of graceful recovery schemes can be found in reference 13.

### **Special Problem Areas**

### ESD

MOS chips have some built-in protection against a static charge build-up on the pins, as would occur during normal handling, but there's no protection against the kinds of current levels and rise times that occur in a genuine electrostatic spark. These kinds of discharges can blow a crater in the silicon.

It must be recognized that connecting CPU pins unprotected to a keyboard or to anything else that is subject to electrostatic discharges makes an extremely fragile configuration. Buffering them is the very least one can do. But buffering doesn't completely solve the problem, because then the buffer chips will sustain the damage (even TTL); therefore, one might consider mounting the buffer chips in sockets for ease of replacement.

Transient suppressors, such as the TranZorbs® made by General Semiconductor Industries (Tempe, AZ), may in the long run provide the cheapest protection if their "zero inductance" structure is used. The structure and circuit application are shown in Figure 23.

The suppressor element is a pn junction that operates like a Zener diode. Back-to-back units are available for AC operation. The element is more or less an open circuit at normal system voltage (the standoff voltage rating for the device), and conducts like a Zener diode at the clamping voltage.

The lead inductance in the conventional transient suppressor package makes the conventional package essen-




Figure 23. "Zero-inductance" Structure and Use in Circuit

tially useless for protection against ESD pulses, owing to the fast rise of these pulses. The "zero inductance" units are available singly in a 4-pin DIP, and in arrays of four to a 16-pin DIP for PCB level protection. In that application they should be mounted in close proximity to the chips they protect.

In addition, metal enclosures or frames or parts that can receive an ESD spark should be connected by braided cable to the green-wire ground. Because of the ground impedance, ESD current shouldn't be allowed to flow through any signal ground, even if the chips are protected by transient suppressors. A 35kV ESD spark can always spare a few hundred volts to drive a fast current pulse down a signal ground line if it can't find a braided cable to follow. Think how delighted your 8048 will be to find its VSS pin about 250V higher than VCC for a few 10s of nanoseconds.

### THE AUTOMOTIVE ENVIRONMENT

The automobile presents an extremely hostile environment for electronic systems. There are several parts to it:

- 1. Temperature extremes from -40°C to +125°C (under the hood) or +85°C (in the passenger compartment)
- 2. Electromagnetic pulses from the ignition system
- 3. Supply line transients that will knock your socks off

One needs to take a long, careful look at the temperature extremes. The allowable storage temperature range for most Intel MOS chips is -65°C to +150°C, although some chips have a maximum storage temperature rating of +125°C. In operation (or "under bias," as the data sheets say) the allowable ambient temperature range depends on the product grade, as follows:

nessage, or generate a	Ambient Temperature			
Grade	min.	max.		
Commercial	schort o is to us	70 m 30		
Industrial	-40	+85		
Automotive	-40	+110		
Military	-55	+125		

The different product grades are actually the same chip, but tested according to different standards. Thus, a given commercial-grade chip might actually pass military temperature requirements, but not have been tested for it. (Of course, there are other differences in grading requirements having to do with packaging, burn-in, traceability, etc.)

In any case, it's apparent that commercial-grade chips can't be used safely in automotive applications, not even in the passenger compartment. Industrial-grade chips can be used in the passenger compartment, and automotive or military chips are required in under-the-hood applications.

Ignition noise, CB radios, and that sort of thing are probably the least of your worries. In a poorly designed system, or in one that has not been adequately tested for the automotive environment, this type of EMI might cause a few software upsets, but not destroy chips.

The major problem, and the one that seems to come as the biggest surprise to most people, is the line transients. Regrettably, the 12V battery is not actually the source of power when the car is running. The charging system is, and it's not very clean. The only time the battery is the real source of power is when the car is first being started, and in that condition the battery terminals may be delivering about 5 or 6V. Below is a brief description of the major idiosyncracies of the "12V" automotive power line.




Figure 24. Typical Load Dump Transients

- An abrupt reduction in the alternator load causes a positive voltage transient called "load dump." In a load dump transient the line voltage rises to 20 or 30V in a few msec, then decays exponentially with a time constant of about 100msec, as shown in Figure 24. Much higher peak voltages and longer decay times have also been reported. The worst case load dump is caused by disconnecting a low battery from the alternator circuit while the alternator is running. Normally this would happen intermittently when the battery terminal connections are defective.
- When the ignition is turned off, as the field excitation decays, the line voltage can go to between -40 and -100V for 100 msec or more.
- Miscellaneous solenoid switching transients, such as the one shown in Figure 25, can drive the line to + or -200 to 400V for several μsec.

 Mutual coupling between unshielded wires in long harnesses can induce 100 and 200V transients in unprotected circuits.

What all this adds up to is that people in the business of building systems for automotive applications need a comprehensive testing program. An SAE guideline which describes the automotive environment is available to designers: SAE J1211, "Recommended Environmental Practices for Electronic Equipment Design," 1980 SAE Handbook, Part 1, pp. 22.80–22.96.

Some suggestions for protecting circuitry are shown in Figure 26. A transient suppressor is placed in front of the regulator chip to protect it. Since the rise times in these transients are not like those in ESD pulses, lead inductance is less critical and conventional devices can be used. The regulator itself is pretty much of a necessity, since a load dump transient is simply not going to be removed




Figure 25. Transient Created by De-energizing an Air Conditioning Clutch Solenoid




Figure 26. Use of Transient Suppressors in Automotive Applications

by any conventional LC or RC filter.

Special I/O interfacing is also required, because of the need for high tolerance to voltage transients, input noise, input/output isolation, etc. In addition, switches that are being monitored or driven by these buffers are usually referenced to chassis ground instead of signal ground, and in a car there can be many volts difference between the two. I/O interfacing is discussed in reference 2.

### Parting Thoughts

The main sources of information for this Application Note were the references by Ott and by White. Reference 5 is probably the finest treatment currently available on the subject. The other references provided specific information as cited in the text.

Courses and seminars on the subject of electromagnetic interference are given regularly throughout the year. Information on these can be obtained from:

IEEE Electromagnetic Compatibility Society EMC Education Committee 345 East 47th Street New York, NY 10017 Phone: (212) 752-6800

Don White Consultants, Inc. International Training Centre P.O. Box D Gainesville, VA 22065

Phone: (703) 347-0030

The EMC Education committee has available a video tape: "Introduction to EMC — A Video Training Tape," by Henry Ott. Don White Consultants offers a series of training courses on many different aspects of electromagnetic compatibility. Most organizations that sponsor EMC courses also offer in-plant presentations.

TION AP-155

Tomi

APPLICATION NOTE

saet anul.

Order Number: 230659-001

June 1983

Oscillators of the organization of the organiz

Order Number: 230659-001

## Oscillators for Microcontrollers

### CONTENTS

INTRODUCTION	22-25
FEEDBACK OSCILLATORS	
Loop Gain	22-25
How Feedback Oscillators Work	22-26
The Positive Reactance Oscillator	22-26
QUARTZ CRYSTALS	
Crystal Parameters	22-27
equivalent circuit	22-27
load capacitance	22-27
"series" vs. "parallel" crystals	22-28
equivalent series resistance	22-28
frequency tolerance	22-28
drive level	22-29
CERAMIC RESONATORS	22-29
Specifications for Ceramic	
Resonators	22-30
OSCILLATOR DESIGN	
CONSIDERATIONS	
On-Chip Oscillators	22-30
crystal specifications	
oscillation frequency	22-30
selection of CX1 and CX2	22-31
placement of components	22-31
clocking other chips	22-31
External Oscillators	22-31
gate oscillators vs. discrete	
devices	22-33
fundamental vs. overtone	Suppose
	22-33
"series" vs. "parallel" operation	22-33
MORE ABOUT USING THE	
	you ord
Oscillator Calculations	
Start-Up Characteristics	
Steady-State Characteristics	00 00
Pin Capacitance	22-39
	22-39
MCS®-48 Oscillator Pre-Production Tests	22-42
troubleshooting oscillator	22-42
problems	22-43
time mer to quency stability are particularly orth	22-43
APPENDIX I	
Quartz and Ceramic Resonator	
Formulas	22-46
Linguistics "secrify" nor "recommend	A Jehrana
APPENDIX II	
Oscillator Analysis Program	

### INTRODUCTION

Intel's microcontroller families (MCS®-48, MCS-51, and iACX-96) contain a circuit that is commonly referred to as the "on-chip oscillator". The on-chip circuitry is not itself an oscillator, of course, but an amplifier that is suitable for use as the amplifier part of a feedback oscillator. The data sheets and Microcontroller Handbook show how the on-chip amplifier and several off-chip components can be used to design a working oscillator. With proper selection of off-chip components, these oscillator circuits will perform better than almost any other type of clock oscillator, and by almost any criterion of excellence. The suggested circuits are simple, economical, stable, and reliable.

We offer assistance to our customers in selecting suitable off-chip components to work with the on-chip oscillator circuitry. It should be noted, however, that Intel cannot assume the responsibility of writing specifications for the off-chip components of the complete oscillator circuit, nor of guaranteeing the performance of the finished design in production, anymore than a transistor manufacturer, whose data sheets show a number of suggested amplifier circuits, can assume responsibility for the operation, in production, of any of them.

We are often asked why we don't publish a list of required crystal or ceramic resonator specifications, and recommend values for the other off-chip components. This has been done in the past, but sometimes with consequences that were not intended.

Suppose we suggest a maximum crystal resistance of 30 ohms for some given frequency. Then your crystal supplier tells you the 30-ohm crystals are going to cost twice as much as 50-ohm crystals. Fearing that Intel will not "guarantee operation" with 50-ohm crystals, you order the expensive ones. In fact, Intel guarantees only what is embodied within an Intel product. Besides, there is no reason why 50-ohm crystals couldn't be used, if the other off-chip components are suitably adjusted.

Should we recommend values for the other off-chip components? Should we do it for 50-ohm crystals or 30-ohm crystals? With respect to what should we optimize their selection? Should we minimize start-up time or maximize frequency stability? In many applications, neither start-up time nor frequency stability are particularly critical, and our "recommendations" are only restricting your system to unnecessary tolerances. It all depends on the application.

Although we will neither "specify" nor "recommend" specific off-chip components, we do offer assistance in these tasks. Intel applications engineers are available to provide whatever technical assistance may be needed or desired by our customers in designing with Intel products.

This Application Note is intended to provide such assis-

tance in the design of oscillator circuits for microcontroller systems. Its purpose is to describe in a practical manner how oscillators work, how crystals and ceramic resonators work (and thus how to spec them), and what the on-chip amplifier looks like electronically and what its operating characteristics are. A BASIC program is provided in Appendix II to assist the designer in determining the effects of changing individual parameters. Suggestions are provided for establishing a pre-production test program.

### **FEEDBACK OSCILLATORS**

### Loop Gain

Figure 1 shows an amplifier whose output line goes into some passive network. If the input signal to the amplifier is  $\upsilon_1$ , then the output signal from the amplifier is  $\upsilon_2 = A\upsilon_1$  and the output signal from the passive network is  $\upsilon_3 = \beta\upsilon_2 = \beta A\upsilon_1$ . Thus  $\beta A$  is the overall gain from terminal 1 to terminal 3.




Figure 1 — Factors in Loop Gain

Now connect terminal 1 to terminal 3, so that the signal path forms a loop: 1 to 2 to 3, which is also 1. Now we have a feedback loop, and the gain factor  $\beta A$  is called the *loop gain*.

Gain factors are complex numbers. That means they have a magnitude and a phase angle, both of which vary with frequency. When writing a complex number, one must specify both quantities, magnitude and angle. A number whose magnitude is 3, and whose angle is 45 degrees is commonly written this way:  $3/45^{\circ}$ . The number 1 is, in complex number notation,  $1/0^{\circ}$ , while -1 is  $1/180^{\circ}$ .

By closing the feedback loop in Figure 0, we force the equality

$$v_1 = \beta A v_1$$

This equation has two solutions:

1) 
$$v_1 = 0$$
;

2) 
$$\beta A = 1/0^{\circ}$$
.

In a given circuit, either or both of the above solutions may be in effect. In the first solution the circuit is quiescent (no output signal). If you're trying to make an oscillator, a no-signal condition is unacceptable. There are ways to guarantee that the second solution is the one that will be in effect, and that the quiescent condition will be excluded.

### **How Feedback Oscillators Work**

A feedback oscillator amplifies its own noise and feeds it back to itself in exactly the right phase, at the oscillation frequency, to build up and reinforce the desired oscillations. Its ability to do that depends on its loop gain. First, oscillations can occur only at the frequency for which the loop gain has a phase angle of 0 degrees. Second, build-up of oscillations will occur only if the loop gain exceeds 1 at that frequency. Build-up continues until nonlinearities in the circuit reduce the average value of the loop gain to exactly 1.

Start-up characteristics depend on the small-signal properties of the circuit, specifically, the small-signal loop gain. Steady-state characteristics of the oscillator depend on the large-signal properties of the circuit, such as the transfer curve (output voltage vs. input voltage) of the amplifier, and the clamping effect of the input protection devices. These things will be discussed more fully further on. First we will look at the basic operation of a particular oscillator circuit, called the "positive reactance" oscillator.

### The Positive Reactance Oscillator

Figure 2 shows the configuration of the positive reactance oscillator. The inverting amplifier, working into the impedance of the feedback network, produces an output signal that is nominally 180 degrees out of phase with its input. The feedback network must provide an additional 180 degrees phase shift, such that the overall loop gain has zero (or 360) degrees phase shift at the oscillation frequency.




Figure 2 — Positive Reactance Oscillator

In order for the loop gain to have zero phase angle it is necessary that the feedback element Z<sub>f</sub> have a positive

reactance. That is, it must be inductive. Then, the frequency at which the phase angle is zero is approximately the frequency at which

$$X_f = \frac{+1}{\omega C}$$

where  $X_f$  is the reactance of  $Z_f$  (the total  $Z_f$  being  $R_f + jX_f$ , and C is the series combination of  $C_{X1}$  and  $C_{X2}$ .

$$C = \frac{C_{X1}C_{X2}}{C_{X1} + C_{X2}}$$

In other words, Z<sub>f</sub> and C form a parallel resonant circuit.

If  $Z_f$  is an inductor, then  $X_f = \omega L$ , and the frequency at which the loop gain has zero phase is the frequency at which

$$\omega L = \frac{1}{\omega C}$$

Figure 3 -- Crystal Reactance vs. Frequency to

$$\omega = \frac{1}{\sqrt{LC}}$$

Normally,  $Z_f$  is not an inductor, but it must still have a positive reactance in order for the circuit to oscillate. There are some piezoelectric devices on the market that show a positive reactance, and provide a more stable oscillation frequency than an inductor will. Quartz crystals can be used where the oscillation frequency is critical, and lower cost ceramic resonators can be used where the frequency is less critical.

When the feedback element is a piezoelectric device, this circuit configuration is called a Pierce oscillator. The advantage of piezoelectric resonators lies in their property of providing a wide range of positive reactance values over a very narrow range of frequencies. The reactance will equal 1/ωC at some frequency within this range, so the oscillation frequency will be within the same range. Typically, the width of this range is only .3% of the nominal frequency of a quartz crystal, and about 3% of the nominal frequency of a ceramic resonator. With relatively little design effort, frequency accuracies of .03% or better can be obtained with quartz crystals, and .3% or better with ceramic resonators.

### **QUARTZ CRYSTALS**

The crystal resonator is a thin slice of quartz sandwiched between two electrodes. Electrically, the device looks pretty much like a 5 or 6 pF capacitor, except that over certain ranges of frequencies the crystal has a positive (i.e., inductive) reactance.

The ranges of positive reactance originate in the piezoelectric property of quartz: Squeezing the crystal generates an internal E-field. The effect is reversible: Applying an E-field causes a mechanical deflection. Applying an AC E-field causes the crystal to vibrate. At certain vibrational frequencies there is a mechanical resonance. As the E-field frequency approaches a frequency of mechanical resonance, the measured reactance of the crystal becomes positive, as shown in Figure 3.




Figure 3 — Crystal Reactance vs. Frequency

Typically there are several ranges of frequencies wherein the reactance of the crystal is positive. Each range corresponds to a different mode of vibration in the crystal. The main resonances are the so-called fundamental response and the third and fifth overtone responses.

The overtone responses shouldn't be confused with the harmonics of the fundamental. They're not harmonics, but different vibrational modes. They're not in general at exact integer multiples of the fundamental frequency. There will also be "spurious" responses, occurring typically a few hundred KHz above each main response.

To assure that an oscillator starts in the desired mode on power-up, something must be done to suppress the loop gain in the undesired frequency ranges. The crystal itself provides some protection against unwanted modes of oscillation; too much resistance in that mode, for example. Additionally, junction capacitances in the amplifying devices tend to reduce the gain at higher frequencies, and thus may discriminate against unwanted modes. In some cases a circuit fix is necessary, such as inserting a trap, a phase shifter, or ferrite beads to kill oscillations in unwanted modes.

### **Crystal Parameters**

### **Equivalent Circuit**

Figure 4 shows an equivalent circuit that is used to represent the crystal for circuit analysis.

The R<sub>1</sub>-L<sub>1</sub>-C<sub>1</sub> branch is called the motional arm of the crystal. The values of these parameters derive from the mechanical properties of the crystal and are constant for a given mode of vibration. Typical values for various nominal frequencies are shown in Table 1.




Figure 4 — Quartz Crystal: Symbol and Equivalent Circuit

Co is called the shunt capacitance of the crystal. This is the capacitance of the crystal's electrodes and the mechanical holder. If one were to measure the reactance of the crystal at a frequency far removed from a resonance frequency, it is the reactance of this capacitance that would be measured. It's normally 3 to 7 pF.

Table 1 — Typical Crystal Parameters

frequency MHz	R <sub>1</sub>	L <sub>1</sub> mH	C <sub>1</sub>	C <sub>0</sub>
2	100	520	.012	4
4.608	36	117	.010	2.9
11.25	19	8.38	.024	5.4

The series resonant frequency of the crystal is the frequency at which L<sub>1</sub> and C<sub>1</sub> are in resonance. This frequency is given by  $f_s = \frac{1}{2\pi \, \sqrt{L_1 C_1}}$ 

$$f_s = \frac{1}{2\pi \sqrt{L_1 C_1}}$$

At this frequency the impedance of the crystal is R<sub>1</sub> in parallel with the reactance of C<sub>0</sub>. For most purposes, this impedance is taken to be just R<sub>1</sub>, since the reactance of Co is so much larger than R1.

### **Load Capacitance**

A crystal oscillator circuit such as the one shown in Figure 2 (redrawn in Figure 5) operates at the frequency for which the crystal is antiresonant (ie, parallelresonant) with the total capacitance across the crystal terminals external to the crystal. This total capacitance external to the crystal is called the load capacitance.

As shown in Figure 5, the load capacitance is given by

$$C_{L} = \frac{C_{X1} C_{X2}}{C_{X1} + C_{X2}} + C_{\text{stray}}$$

The crystal manufacturer needs to know the value of C in order to adjust the crystal to the specified frequency.




Figure 5 — Load Capacitance

The adjustment involves putting the crystal in series with the specified  $C_L$ , and then "trimming" the crystal to obtain resonance of the series combination of the crystal and  $C_L$  at the specified frequency. Because of the high Q of the crystal, the resonant frequency of the series combination of the crystal and  $C_L$  is the same as the antiresonant frequency of the parallel combination of the crystal and  $C_L$ . This frequency is given by

$$f_{a} = \frac{1}{2 \pi \sqrt{L_{1}C_{1} (C_{L} + C_{0})/(C_{1} + C_{L} + C_{0})}}$$

These frequency formulas are derived (in Appendix I) from the equivalent circuit of the crystal, using the assumptions that the Q of the crystal is extremely high, and that the circuit external to the crystal has no effect on the frequency other than to provide the load capacitance  $C_L$ . The latter assumption is not precisely true, but it is close enough for present purposes.

### "Series" vs. "Parallel" Crystals

There is no such thing as a "series cut" crystal as opposed to a "parallel cut" crystal. There are different cuts of crystal, having to do with the parameters of its motional arm in various frequency ranges, but there is no special cut for series or parallel operation.

An oscillator is series resonant if the oscillation frequency is  $f_s$  of the crystal. To operate the crystal at  $f_s$ , the amplifier has to be noninverting. When buying a crystal for such an oscillator, one does not specify a load capacitance. Rather, one specifies the loading condition as "series."

If a "series" crystal is put into an oscillator that has an inverting amplifier, it will oscillate in parallel resonance with the load capacitance presented to the crystal by the

oscillator circuit, at a frequency slightly above  $f_s$ . In fact, at approximately

$$f_a = f_s \left( 1 + \frac{C_1}{2 (C_L + C_0)} \right)$$

This frequency would typically be about 0.02% above f..

### **Equivalent Series Resistance**

The "series resistance" often listed on quartz crystal data sheets is the real part of the crystal impedance at the crystal's calibration frequency. This will be R1 if the calibration frequency is the series resonant frequency of the crystal. If the crystal is calibrated for parallel resonance with a load capacitance CL, the equivalent series resistance will be

$$ESR = R_1 (1 + \frac{C_0}{C_1})^2$$

The crystal manufacturer measures this resistance at the calibration frequency during the same operation in which the crystal is adjusted to the calibration frequency.

### **Frequency Tolerance**

Frequency tolerance as discussed here is not a requirement on the crystal, but on the complete oscillator. There are two types of frequency tolerances on oscillators: frequency accuracy and frequency stability. Frequency accuracy refers to the oscillator's ability to run at an exact specified frequency. Frequency stability refers to the constancy of the oscillation frequency.

Frequency accuracy requires mainly that the oscillator circuit present to the crystal the same load capacitance that it was adjusted for. Frequency stability requires mainly that the load capacitance be constant.

In most digital applications the accuracy and stability requirements on the oscillator are so wide that it makes very little difference what load capacitance the crystal was adjusted to, or what load capacitance the circuit actually presents to the crystal. For example, if a crystal was calibrated to a load capacitance of 25 pF, and is used in a circuit whose actual load capacitance is 50 pF, the frequency error on that account would be less than 0.01%.

In a positive reactance oscillator, the crystal only needs to be in the intended response mode for the oscillator to satisfy a 0.5% or better frequency tolerance. That's because for any load capacitance the oscillation frequency is certain to be between the crystal's resonant and antiresonant frequencies.

Phase shifts that take place within the amplifier part of the oscillator will also affect frequency accuracy and stability. These phase shifts can normally be modeled as an ''output capacitance'' that, in the positive reactance oscillator, parallels  $C_{\chi 2}$ . The predictability and constancy of this output capacitance over temperature and device sample will be the limiting factor in determining the tolerances that the circuit is capable of holding.

### **Drive Level**

Drive level refers to the power dissipation in the crystal. There are two reasons for specifying it. One is that the parameters in the equivalent circuit are somewhat dependent on the drive level at which the crystal is calibrated. The other is that if the application circuit exceeds the test drive level by too much, the crystal may be damaged. Note that the terms 'test drive level' and 'rated drive level' both refer to the drive level at which the crystal is calibrated. Normally, in a microcontroller system, neither the frequency tolerances nor the power levels justify much concern for this specification. Some crystal manufacturers don't even require it for microprocessor crystals.

In a positive reactance oscillator, if one assumes the peak voltage across the crystal to be something in the neighborhood of  $V_{\rm CC}$ , the power dissipation can be approximated as

$$P = 2R_1[\pi f (C_L + C_0) V_{CC}]^2$$

This formula is derived in Appendix I. In a 5V system, P rarely evaluates to more than a milliwatt. Crystals with a standard 1 or 2 mW drive level rating can be used in most digital systems.




Figure 6 — Ceramic Resonator Impedance vs.
Frequency (Test Data Supplied by
NTK Technical Ceramics)

### **CERAMIC RESONATORS**

Ceramic resonators operate on the same basic principles as a quartz crystal. Like quartz crystals, they are piezoelectric, have a reactance versus frequency curve similar to a crystal's, and an equivalent circuit that looks just like a crystal's (with different parameter values, however).

The frequency tolerance of a ceramic resonator is about two orders of magnitude wider than a crystal's, but the ceramic is somewhat cheaper than a crystal. It may be noted for comparison that quartz crystals with relaxed tolerances cost about twice as much as ceramic resonators. For purposes of clocking a microcontroller, the frequency tolerance is often relatively noncritical, and the economic consideration becomes the dominant factor

Figure 6 shows a graph of impedance magnitude versus frequency for a 3.58MHz ceramic resonator. (Note that Figure 6 is a graph of  $|\mathbf{Z}_f|$  versus frequency, whereas Figure 3 is a graph of  $\mathbf{X}_f$  versus frequency.) A number of spurious responses are apparent in Figure 6. The manufacturers state that spurious responses are more prevalent in the lower frequency resonators (kHz range) than in the higher frequency units (MHz range). For our purposes only the MHz range ceramics need to be considered.




Figure 7 — Ceramic Resonator:

Symbol and Equivalent Circuit

Figure 7 shows the symbol and equivalent circuit for the ceramic resonator, both of which are the same as for the crystal. The parameters have different values, however, as listed in Table 2.

Table 2 — Typical Ceramic Parameters

frequency MHz	R <sub>1</sub> ohms	L <sub>1</sub>	C <sub>1</sub>	C <sub>o</sub>
3.58	7 7	.113	19.6	140
6.0	8	.094	8.3	60
8.0	ozo n <b>7</b> otn	.092	4.6	40
11.0	10	.057	3.9	30

Note that the motional arm of the ceramic resonator tends to have less resistance than the quartz crystal and also a vastly reduced  $L_1/C_1$  ratio. This results in the motional arm having a Q (given by  $(1/R_1) \sqrt{L_1/C_1}$ ) that is typically two orders of magnitude lower than that of a quartz crystal. The lower Q makes for a faster startup of the oscillator and for a less closely controlled frequency (meaning that circuitry external to the resonator will have more influence on the frequency than with a quartz crystal).

Another major difference is that the shunt capacitance of the ceramic resonator is an order of magnitude higher than C<sub>0</sub> of the quartz crystal and more dependent on the frequency of the resonator.

The implications of these differences are not all obvious, but some will be indicated in the section on Oscillator Calculations.

#### **Specifications for Ceramic Resonators**

Ceramic resonators are easier to specify than quartz crystals. All the vendor wants to know is the desired frequency and the chip you want it to work with. They'll supply the resonators, a circuit diagram showing the positions and values of other external components that may be required and a guarantee that the circuit will work properly at the specified frequency.

#### **OSCILLATOR DESIGN CONSIDERATIONS**

Designers of microcontroller systems have a number of options to choose from for clocking the system. The main decision is whether to use the "on-chip" oscillator or an external oscillator. If the choice is to use the on-chip oscillator, what kinds of external components are needed to make it operate as advertised? If the choice is to use an external oscillator, what type of oscillator should it be?

The decisions have to be based on both economic and technical requirements. In this section we'll discuss some of the factors that should be considered.




Figure 8 — Using the "On-Chip" Oscillator

#### **On-Chip Oscillators**

In most cases, the on-chip amplifier with the appropriate external components provides the most economical solution to the clocking problem. Exceptions may arise in severe environments when frequency tolerances are tighter than about 0.01%.

The external components that need to be added are a positive reactance (normally a crystal or ceramic resonator) and the two capacitors  $C_{X1}$  and  $C_{X2}$ , as shown in Figure 8.

#### **Crystal Specifications**

Specifications for an appropriate crystal are not very critical, unless the frequency is. *Any* fundamental-mode crystal of medium or better quality can be used.

We are often asked what maximum crystal resistance should be specified. The best answer to this question is the lower the better, but use what's available. The crystal resistance will have some effect on start-up time and steady-state amplitude, but not so much that it can't be compensated for by appropriate selection of the capacitances  $C_{\rm X1}$  and  $C_{\rm X2}$ .

Similar questions are asked about specifications of load capacitance and shunt capacitance. The best advice we can give is to understand what these parameters mean and how they affect the operation of the circuit (that being the purpose of this Application Note), and then decide for yourself if such specifications are meaningful in your application or not. Normally, they're not, unless your frequency tolerances are tighter than about 0.1%.

Part of the problem is that crystal manufacturers are accustomed to talking "ppm" tolerances with radio engineers and simply won't take your order until you've filled out their list of specifications. It will help if you define your actual frequency tolerance requirements, both for yourself and to the crystal manufacturer. Don't pay for 0.003% crystals if your actual frequency tolerance is 1%.

#### Oscillation Frequency

The oscillation frequency is determined 99.5% by the crystal and up to about 0.5% by the circuit external to the crystal. The on-chip amplifier has little effect on the frequency, which is as it should be, since the amplifier parameters are temperature and process dependent.

The influence of the on-chip amplifier on the frequency is by means of its input and output (pin-to-ground) capacitances, which parallel  $C_{\rm X1}$  and  $C_{\rm X2}$ , and the XTAL1-to-XTAL2 (pin-to-pin) capacitance, which parallels the crystal. The input and pin-to-pin capacitances are about 7 pF each. Internal phase deviations from the nominal 180° can be modeled as an output capacitance of 25 to 30 pF. These deviations from the ideal have less effect

in the positive reactance oscillator (with the inverting amplifier) than in a comparable series resonant oscillator (with the noninverting amplifier) for two reasons: first, the effect of the output capacitance is lessened, if not swamped, by the off-chip capacitor; secondly, the positive reactance oscillator is less sensitive, frequencywise, to such phase errors.

### Selection of C<sub>X1</sub> and C<sub>X2</sub>

Optimal values for the capacitors  $C_{X1}$  and  $C_{X2}$  depend on whether a quartz crystal or ceramic resonator is being used, and also on application-specific requirements on start-up time and frequency tolerance.

Start-up time is sometimes more critical in microcontroller systems than frequency stability, because of various reset and initialization requirements.

Less commonly, accuracy of the oscillator frequency is also critical, for example, when the oscillator is being used as a time base. As a general rule, fast start-up and stable frequency tend to pull the oscillator design in opposite directions.

Considerations of both start-up time and frequency stability over temperature suggest that  $C_{\rm X1}$  and  $C_{\rm X2}$  should be about equal and at least 20 pF. (But they don't *have* to be either.) Increasing the value of these capacitances above some 40 or 50 pF improves frequency stability. It also tends to increase the start-up time. There is a maximum value (several hundred pF, depending on the value of  $R_1$  of the quartz or ceramic resonator) above which the oscillator won't start up at all.

If the on-chip amplifier is a simple inverter, such as in the 8051, the user can select values for  $C_{\rm X1}$  and  $C_{\rm X2}$  between some 20 and 100 pF, depending on whether start-up time or frequency stability is the more critical parameter in a specific application. If the on-chip amplifier is a Schmitt Trigger, such as in the 8048, smaller values of  $C_{\rm X1}$  must be used (5 to 30 pF), in order to prevent the oscillator from running in a relaxation mode.

Later sections in this Application Note will discuss the effects of varying  $C_{X1}$  and  $C_{X2}$  (as well as other parameters), and will have more to say on their selection.

#### **Placement of Components**

Noise glitches arriving at the XTAL1 or XTAL2 pins at the wrong time can cause a miscount in the internal clock-generating circuitry. These kinds of glitches can be produced through capacitive coupling between the oscillator components and PCB traces carrying digital signals with fast rise and fall times. For this reason, the chip and have short, direct traces to the XTAL1, XTAL2, and VSS pins.

#### Clocking Other Chips

There are times when it would be desirable to use the on-chip oscillator to clock other chips in the system.




Figure 9 — Using the On-Chip Oscillator to Drive Other Chips

This can be done if an appropriate buffer is used. A TTL buffer puts too much load on the on-chip amplifier for reliable start-up. A CMOS buffer (such as the 74HC04) can be used, if it's fast enough and if its VIII and VIL specs are compatible with the available signal amplitudes. Circuits such as shown in Figure 9 might also be considered for these types of applications.

Clock-related signals are available at the TO pin in the MCS-48 products, at ALE in the MCS-48 and MCS-51 lines, and the iACX-96 controllers provide a CLKOUT signal.

#### **External Oscillators**

When technical requirements dictate the use of an external oscillator, the external drive requirements for the microcontroller, as published in the data sheet, must be carefully noted. The logic levels are not in general TTL-compatible. And each controller has its idiosyncracies in this regard. The 8048, for example, requires that both XTAL1 and XTAL2 be driven. The 8051 can be driven that way, but the data sheet suggest the simpler method of grounding XTAL1 and driving XTAL2. For this method, the driving source must be capable of sinking some current when XTAL2 is being driven low.

For the external oscillator itself, there are basically two choices: ready-made and home-grown.

#### TTL Crystal Clock Oscillator

The HS-100, HS-200, & HS-500 all-metal package series of oscillators are TTL compatible & fit a DIP layout. Standard electrical specifications are shown below. Variations are available for special applications.


Frequency Range: HS-100 — 3.5 MHz to 30 MHz
HS-200 — 225 Khz to 3.5 MHz
HS-500 — 25 MHz to 60 MHz

Frequency Tolerance: ± .01% Overall 0-70° C

Hermetically Sealed Package

Mass spectrometer leak rate max.

1 × 10<sup>-8</sup> atmos. cc/sec. of helium



CONTRACTOR OF THE PARTY OF THE	INPUT	orm of a gate oscilla-	to rely on some fo
98 96 83 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9		HS-200	HS-500
3.5 MHz - 20 MHz		225 KHz - 4.0 MHz	25 MHz - 60 MHz
5V ± 10%	5V ± 10%	5V ± 10%	5V ± 5%
30mA	40mA	85mA	50mA
na Valatana Lana	OUTPUT	with win thup on	OF SELL DOSESSION
sdmun e bas HS-	100	HS-200	HS-500
3.5 MHz - 20 MHz	20 + MHz - 30 MHz	225 KHz - 4.0 MHz	25 MHz - 60 MHz
+ 2.4V min. <sup>1</sup> + 0.4V max. <sup>3</sup> 60/40% <sup>5</sup>	+2.7V min. <sup>2</sup> +0.5V max. <sup>4</sup> 60/40% <sup>5</sup>	+ 2.4V min. <sup>1</sup> + 0.4V max. <sup>3</sup> 55/45% <sup>5</sup>	+ 2.7V min. <sup>2</sup> + 0.5V max. <sup>4</sup> 60/40% <sup>5</sup>
< 10ns <sup>6</sup>	0	< 15ns <sup>6</sup>	< 5ns <sup>6</sup>
		18mA min. 1 to 10 TTL Loads <sup>7</sup>	40mA min. 1 to 10 TTL Loads <sup>8</sup>
	3.5 MHz - 20 MHz  5V ± 10%  30mA  HS- 3.5 MHz - 20 MHz + 2.4V min. <sup>1</sup> + 0.4V max. <sup>3</sup> 60/40% <sup>5</sup> < 10ns <sup>6</sup> 18mA min.	3.5 MHz - 20 MHz 20 + MHz - 30 MHz  5V ± 10%  30mA 40mA  OUTPUT  HS-100  3.5 MHz - 20 MHz 20 + MHz - 30 MHz + 2.4V min.¹ + 2.7V min.² + 0.5V max.⁴ 60/40%⁵ 60/40%⁵ < 5ns⁶  18mA min. 40mA min.	3.5 MHz - 20 MHz

Figure 10 — Pre-packaged Oscillator Data\*

Prepackaged oscillators are available from most crystal manufacturers, and have the advantage that the system designer can treat the oscillator as a black box whose performance is guaranteed by people who carry many years of experience in designing and building oscillators. Figure 10 shows a typical data sheet for some prepackaged oscillators. Oscillators are also available with complementary outputs.

If the oscillator is to drive the microcontroller directly, one will want to make a careful comparison between the external drive requirements in the microcontroller data sheet and the oscillator's output logic levels and test conditions.

If oscillator stability is less critical than cost, the user

\*Reprinted with the permission of © Midland-Ross Corporation 1982

may prefer to go with an in-house design. Not without some precautions, however.

It's easy to design oscillators that work. Almost all of them do work, even if the designer isn't too clear on why. The key point here is that *almost* all of them work. The problems begin when the system goes into production, and marginal units commence malfunctioning in the field. Most digital designers, after all, are not very adept at designing oscillators for production.

Oscillator design is somewhat of a black art, with the quality of the finished product being *very* dependent on the designer's experience and intuition. For that reason the most important consideration in any design is to have an adequate preproduction test program. Preproduction tests are discussed later in this Application Note. Here we will discuss some of the design options and take a look at some commonly used configurations.

#### **Gate Oscillators versus Discrete Devices**

Digital systems designers are understandably reluctant to get involved with discrete devices and their peculiarities (biasing techniques, etc.). Besides, the component count for these circuits tends to be quite a bit higher than what a digital designer is used to seeing for that amount of functionality. Nevertheless, if there are unusual requirements on the accuracy and stability of the clock frequency, it should be noted that discrete device oscillators can be tailored to suit the exact needs of the application and perfected to a level that would be difficult for a gate oscillator to approach.

In most cases, when an external oscillator is needed, the designer tends to rely on some form of a gate oscillator. A TTL inverter with a resistor connecting the output to the input makes a suitable inverting amplifier. The resistor holds the inverter in the transition region between logical high and low, so that at least for start-up purposes the inverter is a linear amplifier.

The feedback resistance has to be quite low, however, since it must conduct current sourced by the input pin without allowing the DC input voltage to get too far above the DC output voltage. For biasing purposes, the feedback resistance should not exceed a few k-ohms.




Figure 11 — Commonly Used Gate Oscillators

But shunting the crystal with such a low resistance does not encourage start-up.

Consequently, the configuration in Figure 11A might be suggested. By breaking  $R_{\rm f}$  into two parts and AC-grounding the midpoint, one achieves the DC feedback required to hold the inverter in its active region, but without the negative signal feedback that is in effect telling the circuit *not* to oscillate. However, this biasing scheme will increase the start-up time, and relaxation-type oscillations are also possible.

A CMOS inverter, such as the 74HC04, might work better in this application, since a larger  $R_f$  can be used to hold the inverter in its linear region.

Logic gates tend to have a fairly low output resistance, which destabilizes the oscillator. For that reason a resistor Rx is often added to the feedback network, as shown in Figure 11 A and B. At higher frequencies a 20 or 30 pF capacitor is sometimes used in the Rx position, to compensate for some of the internal propagation delay.

Reference 1 contains an excellent discussion of gate oscillators, and a number of design examples.

#### **Fundamental versus Overtone Operation**

It's easier to design an oscillator circuit to operate in the resonator's fundamental response mode than to design one for overtone operation. A quartz crystal whose fundamental response mode covers the desired frequency can be obtained up to some 30 MHz. For frequencies above that, the crystal might be used in an overtone mode.

Several problems arise in the design of an overtone oscillator. One is to stop the circuit from oscillating in the fundamental mode, which is what it would really rather do, for a number of reasons, involving both the amplifying device and the crystal. An additional problem with overtone operation is an increased tendency to spurious oscillations. That is because the  $R_{\rm I}$  of various spurious modes is likely to be about the same as  $R_{\rm I}$  of the intended overtone response. It may be necessary, as suggested in reference 1, to specify a "spurious-tomain-response" resistance ratio to avoid the possibility of trouble.

Overtone oscillators are not to be taken lightly. One would be well advised to consult with an engineer who is knowledgeable in the subject during the design phase of such a circuit.

#### Series versus Parallel Operation

Series resonant oscillators use noninverting amplifiers. To make a noninverting amplifier out of logic gates requires that two inverters be used, as shown in Figure 12.

This type of circuit tends to be inaccurate and unstable

in frequency over variations in temperature and VCC. It has a tendency to oscillate at overtones, and to oscillate through  $C_0$  of the crystal or some stray capacitance rather than as controlled by the mechanical resonance of the crystal.

The demon in series resonant oscillators is the phase shift in the amplifier. The series resonant oscillator wants more than just a "noninverting" amplifier — it wants a zero phase-shift amplifier. Multistage noninverting amplifiers tend to have a considerably lagging phase shift, such that the crystal reactance must be capacitive in order to bring the total phase shift around the feedback loop back up to 0. In this mode, a "12 MHz" crystal may be running at 8 or 9 MHz. One can put a capacitor in series with the crystal to relieve the crystal of having to produce all of the required phase shift, and bring the oscillation frequency closer to fs. However, to further complicate the situation, the amplifier's phase shift is strongly dependent on frequency, temperature, VCC, and device sample.




Figure 12 — "Series Resonant"

Gate Oscillator

Positive reactance oscillators ("parallel resonant") use inverting amplifiers. A single logic inverter can be used for the amplifier, as in Figure 11. The amplifier's phase shift is less critical, compared to the series resonant circuit, and since only one inverter is involved there's less phase error anyway. The oscillation frequency is effectively bounded by the resonant and antiresonant frequencies of the crystal itself. In addition, the feedback network includes capacitors that parallel the input and output terminals of the amplifier, thus reducing the effect of unpredictable capacitances at these points.

### MORE ABOUT USING THE "ON-CHIP" OSCILLATORS

In this section we will describe the on-chip inverters on selected microcontrollers in some detail, and discuss criteria for selecting components to work with them. Future data sheets will supplement this discussion with updates and information pertinent to the use of each chip's oscillator circuitry.

#### Oscillator Calculations

Oscillator design, though aided by theory, is still largely an empirical exercise. The circuit is inherently nonlinear, and the normal analysis parameters vary with instantaneous voltage. In addition, when dealing with the on-chip circuitry, we have FETs being used as resistors, resistors being used as interconnects, distributed delays, input protection devices, parasitic junctions, and processing variations.

Consequently, oscillator calculations are never very precise. They can be useful, however, if they will at least indicate the effects of *variations* in the circuit parameters on start-up time, oscillation frequency, and steady-state amplitude. Start-up time, for example, can be taken as an indication of start-up reliability. If preproduction tests indicate a possible start-up problem, a relatively inexperienced designer can at least be made aware of what




Figure 13 — Oscillator Circuit Model
Used in Start-Up Calculations

parameter may be causing the marginanty, and what direction to go in to fix it.

The analysis used here is mathematically straightforward but algebraically intractable. That means it's relatively easy to understand and program into a computer, but it will not yield a neat formula that gives, say, steady-state amplitude as a function of this or that list of parameters. A listing of a BASIC program that implements the analysis will be found in Appendix II.

When the circuit is first powered up, and before the oscillations have commenced (and if the oscillations fail to commence), the oscillator can be treated as a small signal linear amplifier with feedback. In that case, standard small-signal analysis techniques can be used to determine start-up characteristics. The circuit model used in this analysis is shown in Figure 13.

The circuit approximates that there are no high-frequency effects within the amplifier itself, such that its high-frequency behavior is dominated by the load impedance  $Z_L$ . This is a reasonable approximation for single-stage amplifiers of the type used in 8051-type devices. Then the gain of the amplifier as a function of frequency is

$$A = \frac{A_v Z_L}{Z_L + R_0}$$




Figure 14 — Loop Gain versus Frequency (4.608 MHz Crystal)

The gain of the feedback network is

$$\beta = \frac{Z_i}{Z_i + Z_f}$$

And the loop gain is

$$\beta A = \frac{1}{Z_i + Z_f} \cdot \frac{A_v Z_L}{Z_L + R_0}$$

The impedances  $Z_L$ ,  $Z_f$ , and  $Z_i$  are defined in Figure 13B.

Figure 14 shows the way the loop gain thus calculated (using typical 8051-type parameters and a 4.608 MHz crystal) varies with frequency. The frequency of interest is the one for which the phase of the loop gain is zero. The accepted criterion for start-up is that the magnitude of the loop gain must exceed unity at this frequency. This is the frequency at which the circuit is in resonance. It corresponds very closely with the antiresonant frequency of the motional arm of the crystal in parallel with C<sub>1</sub>.

Figure 15 shows the way the loop gain varies with frequency when the parameters of a 3.58MHz ceramic resonator are used in place of a crystal (the amplifier parameters being typical 8051, as in Figure 14). Note the different frequency scales.




Figure 15 — Loop Gain versus Frequency
(3.58MHz Ceramic)

#### Start-Up Characteristics

It is common, in studies of feedback systems, to examine the behavior of the closed loop gain as a function of complex frequency  $s=\sigma+j\omega;$  specifically, to determine the location of its poles in the complex plane. A pole is a point on the complex plane where the gain function goes to infinity. Knowledge of its location can be used to predict the response of the system to an input disturbance.

The way that the response function depends on the location of the poles is shown in Figure 16. Poles in the left half plane cause the response function to take the form of a damped sinusoid. Poles in the right half plane cause the response function to take the form of an exponentially growing sinusoid. In general,

$$v(t) \sim e^{at} \sin(\omega t + \Theta)$$

where a is the real part of the pole frequency. Thus if the pole is in the right half plane, a is positive and the sinusoid grows. If the pole is in the left half plane, a is negative and the sinusoid is damped.

The same type of analysis can usefully be applied to oscillators. In this case, however, rather than trying to ensure that the poles are in the left half plane, we would seek to ensure that they're in the *right* half plane. An




Figure 16 — Do You Know Where Your Poles are Tonight?

exponentially growing sinusoid is exactly what is wanted from an oscillator that has just been powered up.

The gain function of interest in oscillators is  $1/(1-\beta A)$ . Its poles are at the complex frequencies where  $\beta A = 1 / 0^{\circ}$ , because that value of  $\beta A$  causes the gain function to go to infinity. The oscillator will start up if the real part of the pole frequency is positive. More importantly, the *rate* at which it starts up is indicated by how *much* greater than 0 the real part of the pole frequency is.




Figure 17 — Oscillator Start-Up (4.608 MHz
Crystal from Standard Crystal Corp.)

The circuit in Figure 13B can be used to find the pole frequencies of the oscillator gain function. All that needs to be done is evaluate the impedances at complex frequencies  $\sigma + j\omega$  rather than just at  $\omega$ , and find the value of  $\sigma + j\omega$  for which  $\beta A = 1 / \underline{D}^{\circ}$ . The larger that value of  $\sigma$  is, the faster the oscillator will start up.

Of course, other things besides pole frequencies, things like the VCC rise time, are at work in determining the start-up time. But to the extent that the pole frequencies




Figure 18 — Oscillator Start-Up (3.58 MHz Ceramic Resonator from NTK Technical Ceramics.)

do affect start-up time, we can obtain results like those in Figures 17 and 18.

To obtain these figures, the pole frequencies were computed for various values of capacitance  $C_X$  from XTAL1 and XTAL2 to ground (thus  $C_{X1} = C_{X2} = C_X$ ). Then a "time constant" for start-up was calculated as

 $T_s = \frac{1}{\sigma}$  where  $\sigma$  is the real part of the pole frequency (rad/sec), and this time constant is plotted versus  $C_x$ .

A short time constant means faster start-up. A long time constant means slow start-up. Observations of actual start-ups are shown in the figures. Figure 17 is for a typical 8051 with a 4.608 MHz crystal supplied by Standard Crystal Corp., and Figure 18 is for a typical 8051 with a 3.58MHz ceramic resonator supplied by NTK Technical Ceramics, Ltd.

It can be seen in Figure 17 that, for this crystal, values of  $C_X$  between 30 and 50 pF minimize start-up time, but that the exact value in this range is not particularly important, even if the start-up time itself is critical.

As previously mentioned, start-up time can be taken as an indication of start-up reliability. Start-up problems are normally associated with  $C_{\rm X1}$  and  $C_{\rm X2}$  being too small or too large for a given resonator. If the parameters of the resonator are known, curves such as in Figure 17 or 18 can be generated to define acceptable ranges of values for these capacitors.

As the oscillations grow in amplitude, they reach a level at which they undergo severe clipping within the amplifier, in effect reducing the amplifier gain. As the amplifier gain decreases, the poles move towards the j $\omega$  axis. In steady-state, the poles are on the j $\omega$  axis and the amplitude of the oscillations is constant.

#### Steady-State Characteristics

Steady-state analysis is greatly complicated by the fact that we are dealing with large signals and nonlinear circuit response. The circuit parameters vary with instantaneous voltage, and a number of clamping and clipping mechanisms come into play. Analyses that take all these things into account are too complicated to be of general use, and analyses that don't take them into account are too inaccurate to justify the effort.

There is a steady-state analysis in Appendix II that takes some of the complications into account and ignores others. Figure 19 shows the way the steady-state amplitudes thus calculated (using tpical 8051 parameters and a 4.608 MHz crystal) vary with equal bulk capacitance placed from XTAL1 and XTAL2 to ground. Experimental results are shown for comparison.

The waveform at XTAL1 is a fairly clean sinusoid. Its negative peak is normally somewhat below zero, at a level which is determined mainly by the input protection circuitry at XTAL1.




Figure 19 — Calculated and Experimental Steady-State Amplitudes vs. Bulk Capacitance from XTAL1 and XTAL2 to ground.

The input protection circuitry consists of an ohmic resistor and an enhancement-mode FET with the gate and source connected to ground (VSS), as shown in Figure 20 for the 8051, and in Figure 21 for the 8048. Its function is to limit the positive voltage at the gate of the input FET to the avalanche voltage of the drain junction. If the input pin is driven below VSS, the drain and source of the protection FET interchange roles, so its gate is connected to what is now the drain. In this condition the device resembles a diode with the anode connected to VSS.

There is a parasitic pn junction between the ohmic resistor and the substrate. In the ROM parts (8051, 8048, etc.) the substrate is held at approximately -3V by the on-chip back-bias generator. In the EPROM parts (8751, 8748, etc.) the substrate is connected to VSS.

The effect of the input protection circuitry on the oscillator is that if the XTAL1 signal goes negative, its negative peak is clamped to  $-V_{\rm DS}$  of the protection FET in the ROM parts, and to about -.5V in the EPROM parts. These negative voltages on XTAL1 are in this application self-limiting and nondestructive.

The clamping action does, however, raise the DC level at XTAL1, which in turn tends to reduce the positive peak at XTAL2. The waveform at XTAL2 resembles a sinusoid riding on a DC level, and whose negative peaks are clipped off at zero.

Since it's normally the XTAL2 signal that drives the internal clocking circuitry, the question naturally arises as to how large this signal must be to reliably do its job. In fact, the XTAL2 signal doesn't have to meet the same VIH and VIL specifications that an external driver would have to. That's because as long as the oscillator is working, the on-chip amplifier is driving itself through its own 0-to-1 transition region, which is very nearly the same as the 0-to-1 transition region in the internal buffer that follows the oscillator. If some processing variations move the transition level higher or lower, the on-chip amplifier tends to compensate for it by the fact that its own transition level is correspondingly higher or lower. (In the 8096, it's the XTAL1 signal that drives the internal clocking circuitry, but the same concept applies.)

The main concern about the XTAL2 signal amplitude is as an indication of the general health of the oscillator. An amplitude of less than about 2.5V peak-to-peak indicates that start-up problems could develop in some units (with low gain) with some crystals (with high  $R_{\rm l}$ ). The remedy is to either adjust the values of  $C_{\rm X1}$  and/or  $C_{\rm X2}$  or use a crystal with a lower  $R_{\rm l}$ .

The amplitudes at XTAL1 and XTAL2 can be adjusted by changing the ratio of the capacitors from XTAL1 and XTAL2 to ground. Increasing the XTAL2 capacitance, for example, decreases the amplitude at XTAL2 and increases the amplitude at XTAL1 by about the same amount. Decreasing both caps increases both amplitudes.

#### Pin Capacitance

Internal pin-to-ground and pin-to-pin capacitances at XTAL1 and XTAL2 will have some effect on the oscillator. These capacitances are normally taken to be in the range of 5 to 10 pF, but they are extremely difficult to evaluate. Any measurement of one such capacitance will necessarily include effects from the others. One advantage of the positive reactance oscillator is that the pin-to-ground capacitances are paralleled by external bulk capacitors, so a precise determination of their value is unnecessary. We would suggest that there is little justification for more precision than to assign them a value of 7 pF (XTAL1-to-ground and XTAL1-to-XTAL2). This value is probably not in error by more than 3 or 4 pF.

The XTAL2-to-ground capacitance is not entirely "pin capacitance," but more like an "equivalent output capacitance" of some 25 to 30 pF, having to include the effect of internal phase delays. This value will vary to some extent with temperature, processing, and frequency.

#### MC5®-51 Oscillator

The on-chip amplifier on the HMOS MCS-51 family is shown in Figure 20. The drain load and feedback 'resistors' are seen to be field-effect transistors. The drain load FET,  $R_{\rm D}$ , is typically equivalent to about 1k to 3k-ohms. As an amplifier, the low frequency voltage gain is normally between -10 and -20, and the output resistance is effectively  $R_{\rm D}$ .

The 8051 oscillator is normally used with equal bulk capacitors placed externally from XTAL1 to ground and from XTAL2 to ground. To determine a reasonable value of capacitance to use in these positions, given a crystal or ceramic resonator of known parameters, one can use the BASIC analysis in Appendix II to generate curves such as in Figures 17 and 18. This procedure will define a range of values that will minimize start-up time. We don't suggest that smaller values be used than those which minimize start-up time. Larger values than those can be used in applications where increased frequency stability is desired, at some sacrifice in start-up time.




Figure 20 — MCS®-51 Oscillator Amplifier

Standard Crystal Corp. (reference 8) studied the use of their crystals with the MCS-51 family using skew samples supplied by Intel. They suggest putting 30 pF capacitors from XTAL1 and XTAL2 to ground, if the crystal is specified as described in reference 8. They noted that in that configuration and with crystals thus specified, the frequency accuracy was  $\pm 0.01\%$  and the frequency stability was  $\pm 0.005\%$ , and that a frequency accuracy of  $\pm 0.005\%$  could be obtained by substituting a 25 pF fixed cap in parallel with a 5-20 pF trimmer for one of the 30 pF caps.

MCS-51 skew samples have also been supplied to a number of ceramic resonator manufacturers for characterization with their products. These companies should be contacted for application information on their products. In general, however, ceramics tend to want somewhat larger values for  $C_{X1}$  and  $C_{X2}$  than quartz crystals do. As shown in Figure 18, they start up a lot faster that way.

In some applications the actual frequency tolerance required is only 1% or so, the user being concerned mainly that the circuit *will* oscillate. In that case,  $C_{X1}$  and  $C_{X2}$  can be selected rather freely in the range of 20 to 80 pF.

As you can see, "best" values for these components and their tolerances are strongly dependent on the application and its requirements. In any case, their suitability should be verified by environmental testing before the design is submitted to production.

#### MCS®-48 Oscillator

The NMOS and HMOS MCS-48 oscillator is shown in Figure 21. It differs from the 8051 in that its inverting amplifier is a Schmitt Trigger. This configuration was




Figure 21 — MCS®-48 Oscillator Amplifier

chosen to prevent crosstalk from the TO pin, which is adjacent to the XTAL1 pin.

All Schmitt Trigger circuits exhibit a hysteresis effect, as shown in Figure 22. The hysteresis is what makes it less sensitive to noise. The same hysteresis allows any Schmitt Trigger to be used as a relaxation oscillator. All you have to do is connect a resistor from output to input, and a capacitor from input to ground, and the circuit oscillates in a relaxation mode as follows.

If the Schmitt Trigger output is at a logic high, the capacitor commences charging through the feedback resistor. When the capacitor voltage reaches the upper trigger point (UTP), the Schmitt Trigger output switches to a logic low and the capacitor commences discharging




Figure 22 — Schmitt Trigger Characteristic

through the same resistor. When the capacitor voltage reaches the lower trigger point (LTP), the Schmitt Trigger output switches to a logic high again, and the sequence repeats. The oscillation frequency is determined by the RC time constant and the hysteresis voltage, UTP-LTP.

The 8048 can oscillate in this mode. It has an internal feedback resistor. All that's needed is an external capacitor from XTAL1 to ground. In fact, if a smaller external feedback resistor is added, an 8048 system could be designed to run in this mode. *Do it at your own risk!* This mode of operation is not tested, specified, documented, or encouraged in any way by Intel for the 8048. Future steppings of the device might have a different type of inverting amplifier (one more like the 8051). The CHMOS members of the MCS-48 family do not use a Schmitt Trigger as the inverting amplifier.

Relaxation oscillations in the 8048 must be avoided, and this is the major objective in selecting the off-chip components needed to complete the oscillator circuit.

When an 8048 is powered up, if VCC has a short rise time, the relaxation mode starts first. The frequency is normally about 50kHz. The resonator mode builds more slowly, but it eventually takes over and dominates the operation of the circuit. This is shown in Figure 23A.

Due to processing variations, some units seem to have a harder time coming out of the relaxation mode, particularly at low temperatures. In some cases the resonator oscillations may fail entirely, and leave the device in the relaxation mode. Most units will stick in the relaxation mode at any temperature if  $C_{X1}$  is larger than about 50 pF. Therefore,  $C_{X1}$  should be chosen with some care, particularly if the system must operate at lower temperatures.

One method that has proven effective in all units to -40 C is to put 5 pF from XTAL1 to ground and 20 pF from XTAL2 to ground. Unfortunately, while this method does discourage the relaxation mode, it is not an optimal choice for the resonator mode. For one thing to optimal choice for the pin capacitance. Also, it makes for a rather high signal level at XTAL1 (8 or 9 volts peak-to-peak).

The question arises as to whether that level of signal at XTAL1 might damage the chip. Not to worry. The negative peaks are self-limiting and nondestructive. The positive peaks could conceivably damage the oxide, but in fact, NMOS chips (eg, 8048) and HMOS chips (eg, 8048H) are tested to a much higher voltage than that. The technology trend, of course, is to thinner oxides, as the devices shrink in size. For an extra margin of safety, the HMOS II chips (eg, 8048AH) have an internal diode clamp at XTAL1 to VCC.

In reality,  $C_{\rm XI}$  doesn't have to be quite so small to avoid relaxation oscillations, if the minimum operating temperature is not -40 C. For less severe temperature requirements, values of capacitance selected in much the same way as for an 8051 can be used. The circuit should be tested, however, at the system's lowest temperature limit.

Additional security against relaxation oscillations can be obtained by putting a 1M-ohm (or larger) resistor from XTAL1 to VCC. Pulling up the XTAL1 pin this way seems to discourage relaxation oscillations as effectively as any other method (Figure 23B).

Another thing that discourages relaxation oscillations is low VCC. The resonator mode, on the other hand, is much less sensitive to VCC. Thus if VCC comes up relatively slowly (several milliseconds rise time), the resonator mode is normally up and running before the relaxation mode starts (in fact, before VCC has even reached operating specs). This is shown in Figure 23C.

A secondary effect of the hysteresis is a shift in the oscillation frequency. At low frequencies, the output signal from an inverter without hysteresis leads (or lags) the input by 180 degrees. The hysteresis in a Schmitt Trigger, however, causes the output to lead the input by less than 180 degrees (or lag by more than 180 degrees), by an amount that depends on the signal amplitude, as shown in Figure 24. At higher frequencies, there are additional phase shifts due to the various reactances in the circuit, but the phase shift due to the hysteresis is still present. Since the total phase shift in the oscillator's loop gain is necessarily 0 or 360 degrees, it is apparent that as the oscillations build up, the frequency has to change to allow the reactances to compensate for the hysteresis. In normal operation, this additional phase shift due to hysteresis does not exceed a few degrees, and the resulting frequency shift is negligible.

Kyocera, a ceramic resonator manufacturer, studied the

use of some of their resonators (at 6.0MHz, 8.0MHz, and 11.0MHz) with the 8049H. Their conclusion as to the value of capacitance to use at XTAL1 and XTAL2 was that 33 pF is appropriate at all three frequencies. One should probably follow the manufacturer's rec-

ommendations in this matter, since they will guarantee operation.

Whether one should accept these recommendations and guarantees without further testing is, however, another




Figure 23 — Relaxation Oscillations in the 8048




Figure 24 — Amplitude — Dependent Phase
Shift in Schmitt Trigger

matter. Not all users have found the recommendations to be without occasional problems. If you run into difficulties using their recommendations, both Intel and the ceramic resonator manufacturer want to know about it. It is to their interest, and ours, that such problems be resolved.

#### Preproduction Tests and it saldizand oals at gailing

An oscillator design should never be considered ready for production until it has proven its ability to function acceptably well under worst-case environmental conditions and with parameters at their worst-case tolerance limits. Unexpected temperature effects in parts that may already be near their tolerance limits can prevent start-up of an oscillator that works perfectly well on the bench. For example, designers often overlook temperature effects in ceramic capacitors. (Some ceramics are down to 50% of their room-temperature values at  $-20^{\circ}$  C and  $+60^{\circ}$  C.) The problem here isn't just one of




Figure 25 — Oscillator Test Circuit and Software

frequency stability, but also involves start-up time and steady-state amplitude. There may also be temperature effects in the resonator and amplifier.

It will be helpful to build a test jig that will allow the oscillator circuit to be tested independently of the rest of the system. Both start-up and steady-state characteristics should be tested. Figure 25 shows the circuit that was used to obtain the oscillator start-up photographs in this Application Note. This circuit or a modified version of it would make a convenient test vehicle. The oscillator and its relevant components can be physically separated from the control circuitry, and placed in a temperature chamber.

Start-up should be observed under a variety of conditions, including low VCC and using slow and fast VCC rise times. The oscillator should not be reluctant to start up even when VCC is below its spec value for the rest of the chip. (The rest of the chip may not function, but the oscillator should work.) It should also be verified that start-up occurs when the resonator has more than its upper tolerance limit of series resistance. (Put some resistance in series with the resonator for this test.) The bulk capacitors from XTAL1 and XTAL2 to ground should also be varied to their tolerance limits.

The same circuit, with appropriate changes in the software to lengthen the "on" time, can be used to test the steady-state characteristics of the oscillator, specifically the frequency, frequency stability, and amplitudes at XTAL1 and XTAL2.

As previously noted, the voltage swings at these pins are not critical, but they should be checked at the system's temperature limits to ensure that they are in good health. Observing these signals necessarily changes them somewhat. Observing the signal at XTAL2 requires that the capacitor at that pin be reduced to account for




Figure 26 — MOSFET Buffer for Observing Oscillator Signals

the oscilloscope probe capacitance. Observing the signal at XTAL1 requires the same consideration, plus a blocking capacitor (switch the oscilloscope input to AC), so as to not disturb the DC level at that pin. Alternatively, a MOSFET buffer such as the one shown in Figure 26 can be used. It should be verified by direct measurement that the ground clip on the scope probe is ohmically connected to the scope chassis (probes are incredibly fragile in this respect), and the observations should be made with the ground clip on the VSS pin, or very close to it. If the probe shield isn't operational and in use, the observations are worthless.

Frequency checks should be made with only the oscillator circuitry connected to XTAL1 and XTAL2. The ALE frequency can be counted, and the oscillator frequency derived from that. In systems where the frequency tolerance is only "nominal," the frequency should still be checked to ascertain that the oscillator isn't running in a spurious resonance or relaxation mode. Switching VCC off and on again repeatedly will help reveal a tendency to go into unwanted modes of oscillation.

The operation of the oscillator should then be verified under actual system running conditions. By this stage one will be able to have some confidence that the basic selection of components for the oscillator itself is suitable, so if the oscillator appears to malfunction in the system the fault is not in the selection of these components.

#### **Troubleshooting Oscillator Problems**

The first thing to consider in case of difficulty is that between the test jig and the actual application there may be significant differences in stray capacitances, particularly if the actual application is on a multi-layer board.

Noise glitches, that aren't present in the test jig but are in the application board, are another possibility. Capacitive coupling between the oscillator circuitry and other signals has already been mentioned as a source of miscounts in the internal clocking circuitry. Inductive coupling is also possible, if there are strong currents nearby. These problems are a function of the PCB layout.

Surrounding the oscillator components with "quiet" traces (VCC and ground, for example) will alleviate capacitive coupling to signals that have fast transition times. To minimize inductive coupling, the PCB layout should minimize the areas of the loops formed by the oscillator components. These are the loops that should be checked:

XTAL1 through the resonator to XTAL2;
XTAL1 through CX1 to the VSS pin;
XTAL2 through CX2 to the VSS pin.

It is not unusual to find that the grounded ends of  $C_{\chi 1}$  and  $C_{\chi 2}$  eventually connect up to the VSS pin only after looping around the farthest ends of the board. Not good.

Finally, it should not be overlooked that software problems sometimes imitate the symptoms of a slow-starting oscillator or incorrect frequency. Never underestimate the perversity of a software problem.

#### REFERENCES

- 1. Frerking, M. E., Crystal Oscillator Design and Temperature Compensation, Van Nostrand Reinhold, 1978.
- 2. Bottom, V., "The Crystal Unit as a Circuit Component," Ch. 7, Introduction to Quartz Crystal Unit Design, Van Nostrand Reinhold, 1982.
- 3. Parzen, B., Design of Crystal and Other Harmonic Oscillators, John Wiley & Sons, 1983.
- 4. Holmbeck, J. D., "Frequency Tolerance Limitations with Logic Gate Clock Oscillators," 31st Annual Frequency Control Symposium, June, 1977
- 5. Roberge, J. K., "Nonlinear Systems," Ch. 6, Operational Amplifiers: Theory and Practice, Wiley, 1975.
- 6. Eaton, S. S., *Timekeeping Advances Through COS/MOS Technology*, RCA Application Note ICAN-6086.

- 7. Eaton, S. S. Micropower Crystal-Controlled Oscillator Design Using RCA COS/MOS Inverters, RCA Application Note ICAN-6539.
- 8. Fisher, J. B., Crystal Specifications for the Intel 8031/8051/8751 Microcontrollers, Standard Crystal Corp. Design Data Note #2F.
- 9. Murata Mfg. Co., Ltd., Ceramic Resonator "Ceralock" Application Manual.
- 10. Kyoto Ceramic Co., Ltd., Adaptability Test Between Intel 8049H and Kyocera Ceramic Resonators.
- 11. Kyoto Ceramic Co., Ltd., Technical Data on Ceramic Resonator Model KBR-6.0M, KBR-8.0M, KBR-11.0M Application for 8051 (Intel).
- 12. NTK Technical Ceramic Division, NGK Spark Plug Co., Ltd., NTKK Ceramic Resonator Manual.

2. Bottom, V., "The Crystal 22 as a Circuit 8 | XIDNAPPACIA Specifications for the Component," Ch. 7, Introduction 22 and accompanient Standard 

# QUARTZ AND CERAMIC RESONATOR FORMULAS

Based on the equivalent circuit of the crystal, the impedance of the crystal is

$$Z_{XTAL} = \frac{(R_1 + j\omega L_1 + 1/j\omega C_1)(1/j\omega C_0)}{R_1 + j\omega L_1 + 1/j\omega C_1 + 1/j\omega C_0}$$

After some algebraic manipulation, this calculation can be written in the form

$$Z_{XTAL} = \frac{1}{j\omega(C_1 + C_0)} \cdot \frac{1 \, - \, \omega^2 L_1 C_1 \, + \, j\omega R_1 C_1}{1 \, - \, \omega^2 L_1 C_T \, + \, j\omega R_1 C_T}$$

where C<sub>T</sub> is the capacitance of C<sub>1</sub> in series with C<sub>0</sub>:

$$C_{T} = \frac{C_1 C_0}{C_1 + C_0}$$

The impedance of the crystal in parallel with an external load capacitance  $C_L$  is the same expression, but with  $C_0 + C_L$  substituted for  $C_0$ :

$$Z_{\text{XTAL} \parallel \text{CL}} = \frac{1}{j\omega(C_1 + C_0 + C_1)} \cdot \frac{1 - \omega^2 L_1 C_1 + j\omega R_1 C_1}{1 - \omega^2 L_1 C_1' + j\omega R_1 C_1'}$$

where  $C_T'$  is the capacitance of  $C_1$  in series with  $(C_0 + C_L)$ :

$$C_{T}' = \frac{C_{1}(C_{0} + C_{L})}{C_{1} + C_{0} + C_{L}}$$

The impedance of the crystal in series with the load capacitance is

$$\begin{split} Z_{XTAL+CL} &= Z_{XTAL} + \frac{1}{j\omega C_L} \\ &= \frac{C_L + C_1 + C_0}{j\omega C_L (C_1 + C_0)} \cdot \frac{1 - \omega^2 L_1 C_T' + j\omega R_1 C_T'}{1 - \omega^2 L_1 C_T + j\omega R_1 C_T} \end{split}$$

where C<sub>T</sub> and C'<sub>T</sub> are as defined above.

The phase angles of these impedances are readily obtained from the impedance expressions themselves:

$$\begin{split} \theta_{XTAL} &= \arctan \frac{\omega R_1 C_1}{1 - \omega^2 L_1 C_1} \\ &- \arctan \frac{\omega R_1 C_T}{1 - \omega^2 L_1 C_T} - \frac{\pi}{2} \\ \theta_{XTAL \parallel C_L} &= \arctan \frac{\omega R_1 C_1}{1 - \omega^2 L_1 C_1} \\ &- \arctan \frac{\omega R_1 C_T'}{1 - \omega^2 L_1 C_T'} - \frac{\pi}{2} \end{split}$$

$$\begin{aligned} \theta_{\text{XTAL}+C_L} &= \arctan \frac{\omega R_1 C_T'}{1-\omega^2 L_1 C_T'} \\ &- \arctan \frac{\omega R_1 C_T}{1-\omega^2 L_1 C_T} - \frac{\pi}{2} \end{aligned}$$

The resonant ("series resonant") frequency is the frequency at which the phase angle is zero and the impedance is low. The antiresonant ("parallel resonant") frequency is the frequency at which the phase angle is zero and the impedance is high.

Each of the above  $\theta$ -expressions contains two arctan functions. Setting the denominator of the argument of the first arctan function to zero gives (approximately) the "series resonant" frequency for that configuration. Setting the denominator of the argument of the second arctan function to zero gives (approximately) the "parallel resonant" frequency for that configuration.

For example, the resonant frequency of the crystal is the frequency at which

$$1 - \omega^2 L_1 C_1 = 0$$
 Thus, 
$$\omega_s = \frac{1}{\sqrt{L_1 C_1}}$$
 or 
$$f_s = \frac{1}{2\pi \sqrt{L_1 C_1}}$$

It will be noted that the series resonant frequency of the "XTAL+CL" configuration (crystal in series with CL) is the same as the parallel resonant frequency of the "XTAL  $\parallel$  CL" configuration (crystal in parallel with C<sub>1</sub>). This is the frequency at which

$$1 - \omega^2 L_1 C_T' = 0$$
 Thus, 
$$\omega_a = \frac{1}{\sqrt{L_1 C_T'}}$$
 or 
$$f_a = \frac{1}{2\pi \sqrt{L_1 C_T'}}$$

This fact is used by crystal manufacturers in the process of calibrating a crystal to a specified load capacitance.

By subtracting the resonant frequency of the crystal from its antiresonant frequency, one can calculate the range of frequencies over which the crystal reactance is positive:

$$f_a - f_s = f_s (\sqrt{1 + C_1/C_0} - 1)$$
  
=  $f_s (\frac{C_1}{2C_0})$ 

Given typical values for  $C_1$  and  $C_0$ , this range can hardly exceed 0.5% of fs. Unless the inverting amplifier in the positive reactance oscillator is doing something very strange indeed, the oscillation frequency is bound to be accurate to that percentage whether the crystal was calibrated for series operation or to any unspecified load capacitance.

#### **Equivalent Series Resistance**

ESR is the real part of  $Z_{\rm XTAL}$  at the oscillation frequency. The oscillation frequency is the parallel resonant frequency of the "XTAL  $\parallel$  CL" configuration (which is the same as the series resonant frequency of the "XTAL+CL" configuration). Substituting this frequency into the  $Z_{\rm XTAL}$  expression yields, after some algebraic manipulation,

$$ESR = \frac{R_1 \left(\frac{C_0 + C_L}{C_L}\right)^2}{1 + \omega^2 C_1^2 \left(\frac{C_0 + C_L}{C_L}\right)^2}$$
$$\cong R_1 \left(1 + \frac{C_0}{C_L}\right)^2$$

t will be noted that the series resonant frequency of the 'XTAL + CL'' configuration (crystal in series with CL) s the same as the pamilel resonant frequency of the

Year permission (crystat in parasics with  $\mathcal{L}_{\mu}$ ). This is the frequency at which  $1 - \omega^2 L_{\mu} C_{\mu}^{\prime} = 0$ 

 $C_{i} = \frac{\alpha_{i} - \sqrt{L_{i}C_{i}}}{2\pi\sqrt{L_{i}C_{i}}}$ 

this fact is used by orysin manufacturers in the process of calibrating a crystal to a specified load capacitance. By subtracting the resonant frequency of the crystal from

its antiresonant frequency, one can calculate the range of frequencies over which the crystal reactance is positive:

**Drive Level** 

The power dissipated by the crystal is  $I_1^2R_1$ , where  $I_1$  is the RMS current in the motional arm of the crystal. This current is given by  $V_x/|Z_1|$ , where  $V_x$  is the RMS voltage across the crystal, and  $|Z_1|$  is the magnitude of the impedance of the motional arm. At the oscillation frequency, the motional arm is a positive (inductive) reactance in parallel resonance with  $(C_0+C_1)$ . Therefore  $|Z_1|$  is approximately equal to the magnitude of the reactance of  $(C_0+C_1)$ :

 $|Z_1| = \frac{1}{2\pi f(C_0 + C_1)}$ 

where f is the oscillation frequency. Then,

 $P = I_1^2 R_1 = \left(\frac{V_x}{|Z_1|}\right)^2 R_1$  $= [2\pi f(C_0 + C_L)V_x]^2 R_1$ 

The waveform of the voltage across the crystal (XTAL1 to XTAL2) is approximately sinusoidal. If its peak value is VCC, then  $V_x$  is VCC/ $\sqrt{2}$ . Therefore,

 $P_{ij} = 2R_{i}[\pi f(C_0 + C_L)V_{CC}]^2$   $P_{ij}[\pi f(C_0 + C_L)V_{CC}]^2$   $P_{ij}[\pi f(C_0 + C_L)V_{CC}]^2$ 

of the crystal in series with the los

 $\frac{C_{s} + C_{t} + C_{0}}{|\omega C_{t}|} \frac{1 - \omega^{2} C_{t}^{2} + |\omega R_{t} C_{t}^{2}|}{|\omega C_{t}| + |\omega R_{t} C_{t}^{2} + |\omega R_{t} C_{t}^{2}|}$ 

he phase angles of these impedances are readily obsined from the impedance expressions themselves:

 $\beta_{COAL} = \arctan \frac{\omega R_1 C_1}{1 - \omega^2 l_2 C_1}$   $-\arctan \frac{\omega R_1 C_2}{1 - \omega^2 l_2 C_2} = \frac{\pi}{2}$ 

 $k_{\text{TAL}}|_{C_k} = \arctan \frac{\omega R_k C_l}{1 - \omega^2 L_l C_l}$   $\omega R_l C_l^*$ 

## APPENDIX II OSCILLATOR ANALYSIS PROGRAM

The program is written in BASIC. BASIC is excruciatingly slow, but it has some advantages. For one thing, more people know BASIC than FORTRAN. In addition, a BASIC program is easy to develop, modify, and "fiddle around" with. Another important advantage is that a BASIC program can run on practically any small computer system.

Its slowness is a problem, however. For example, the routine which calculates the "start-up time constant" discussed in the text may take several hours to complete. A person who finds this program useful may prefer to convert it to FORTRAN, if the facilities are available.

#### **Limitations of the Program**

The program was developed with specific reference to 8051-type oscillator circuitry. That means the on-chip amplifier is a simple inverter, and not a Schmitt Trigger. The 8096, the 80C51, the 80C48 and 80C49 all have simple inverters. The 8096 oscillator is almost identical to the 8051, differing mainly in the input protection circuitry. The CHMOS amplifiers have somewhat different parameters (higher gain, for example), and different transition levels than the 8051.

The MCS-48 family is specifically included in the program only to the extent that the input-output curve used in the steady-state analysis is that of a Schmitt Trigger, if the user identifies the device under analysis as an MCS-48 device. The analysis does not include the voltage dependent phase shift of the Schmitt Trigger.

The clamping action of the input protection circuitry is important in determining the steady-state amplitudes. The steady-state routine accounts for it by setting the negative peak of the XTAL1 signal at a level which depends on the amplitude of the XTAL1 signal in accordance with experimental observations. It's an exercise in curve-fitting. A user may find a different type of curve works better. Later steppings of the chips may behave differently in this respect, having somewhat different types of input protection circuitry.

It should be noted that the analysis ignores a number of important items, such as high-frequency effects in the on-chip circuitry. These effects are difficult to predict, and are no doubt dependent on temperature, frequency, and device sample. However, they can be simulated to a reasonable degree by adding an "output capacitance" of about 20 pF to the circuit model (ie, in parallel with CX2), as described below.

#### Notes on Using the Program

The program asks the user to input values for various circuit parameters. First the crystal (or ceramic resonator) parameters are asked for. These are R1, L1, C1, and C0. The manufacturer can supply these values for selected samples. To obtain any kind of correlation between calculation and experiment, the values of these parameters must be known for the specific sample in the test circuit. The value that should be entered for C0 is the C0 of the crystal itself plus an estimated 7 pF to account for the XTAL1-to-XTAL2 pin capacitance, plus any other stray capacitance paralleling the crystal that the user may feel is significant enough to be included.

Then the program asks for the values of the XTAL1-to-ground and XTAL2-to-ground capacitances. For CXTAL1, enter the value of the externally connected bulk capacitor plus an estimated 7 pF for pin capacitance. For CXTAL2, enter the value of the externally connected bulk capacitor plus an estimated 7 pF for pin capacitance plus about 20 pF to simulate high-frequency roll-off and phase shifts in the on-chip circuitry.

Next the program asks for values for the small-signal parameters of the on-chip amplifier. Typically, for the 8051/8751,

Amplifier Gain Magnitude = 15 Feedback Resistance = 2300k-ohms Output Resistance = 2k-ohms

The same values can be used for MCS-48 (NMOS and HMOS) devices, but they are difficult to verify, because the Schmitt Trigger does not lend itself to small-signal measurements.

```
100 DEFDBL C. D. F. G. L. P. R. S. X
                                                                                                                                                              APRIL 8, 1983
600 REM
800 REM FNZM(R, X) = MAGNITUDE OF A COMPLEX NUMBER, (R+jX) = DIZAS DIZAS HISTORIAN A HISTORIAN
900 DEF FNZM(R, X) = SQR(R^2+X^2)
1000 REM
1100 REM FNZP(R, X) = ANGLE OF A COMPLEX NUMBER
1200 REM = 180/PI*ARCTAN(X/R) IF R>0

1300 REM = 180/PI*ARCTAN(X/R) + 180 IF R<0 AND X>0

1400 REM = 180/PI*ARCTAN(X/R) - 180 IF R<0 AND X<0
1500 DEF FNZP(R, X) = 180/PI*ATN(X/R) - (SGN(R)-1)*SGN(X)*90 TATE AT THE METERS OF THE PROPERTY OF THE PROPERT
1500 REM INDUCTIVE IMPEDANCE AT COMPLEX FREQUENCY S+JF (HZ)
1700 REM Z = 2*PI*S*L + J2*PI*F*L
1900 REM = FNRL(S,L) + JFNXL(F,L)
2100 DEF FNXL(FL, LL) = 2#*PI*FL*LL
Z200 REM 2 CAPACITIVE IMPEDANCE AT COMPLEX FREQUENCY S+JF (HZ)
2400 REM Z = 1/(2*F!*(S+JF)*C]
2200 REM
2900 REM
3000 REM RATIO OF TWO COMPLEX NUMBERS
3400 REM = FNRR(RA, XA, RB, XB) = (RA*RB+XA*XB)/(RB^2+XB^2)
3600 DEF FNRR(RA, XA, RB, XB) = (XA*RB-XB*RA)/(RB^2+XB^2)
3700 REM
                                                                                                                               simple inverters. The 8096 oscillator is almost identical.
                         (RA+JXA)*(RB+JXB) = RA*RB-XA*XB + J(XA*RB+RA*XB)
3800 REM PRODUCT OF TWO COMPLEX NUMBERS
3900 REM
4000 REM

= FNRM(RA, XA, RB, XB) = RA*RB - XA*XB

4100 DEF FNRM(RA, XA, RB, XB) = RA*RB - XA*XB

4200 DEF FNXM(RA, XA, RB, XB) = RA*XB + RB*XA
4300 REM
4400 REM
                      PARALLEL IMPEDANCES (RA+JXA)*(RB+JXB) local available language and language and of visco mercinal available language and language and language and language and language are languaged as a language and language and language are languaged as a language and languaged and languaged are languaged as a languaged as a languaged and languaged are languaged as a languaged and languaged and languaged are languaged as a languaged are languaged are languaged as a languaged are languaged a
4500 REM
4600 REM
                      in the steady-state analysis is that of a Schmitt Toeger, (BX+AX)<sub>L</sub>+ BR+AR plus about 20 pt to simulate high if the user identifies the device under analysis as an
                     (RA+JXA)::(RB+JXB) = -
4700 REM
 4800 REM
4900 REM
                      RA*(RB^2+XB^2)+RB*(RA^2+XA^2) XA*(RB^2+XB^2)+XB*(RA^2+XA^2) XA*(RB^2+XB^2)+XB*(RA^2+XA^2)
5000 REM
5200 REM (RA+RB)^2 + (XA+XB)^2
                                                                                                                                                                                     age dependent phase shift or
                                                                                                                              (RA+RB)^2 + (XA+XB)^2
5300 REM
5400 REM = FNRP(RA, XA, RB, XB) + JFNXP(RA, XA, RB, XB)
5500 DEF FNRP(RA, XA, RB, XB) = (RA*(RB^2+XB^2) + RB*(RA^2+XA^2))/((RA+RB)^2 + (XA+XB)^2)
5600 DEF FNXP(RA, XA, RB, XB) = (XA*(RB^2+XB^2) + XB*(RA^2+XA^2))/((RA+RB)^2 + (XA+XB)^2)
5700 REM
5900 REM
6000 REM BEGIN COMPUTATIONS
6200 LET PI = 3. 141592654#
6400 REM DEFINE CIRCUIT PARAMETERS
6300 REM
6600 REM
6700 REM ESTABLISH NOMINAL RESONANT AND ANTIRESONANT CRYSTAL FREQUENCIES
6800 FS = FIX(1/(2*PI*SQR(L1*C1)))
6900 FA = FIX(1/(2*PI*SQR(L1*C1*C0/(C1+C0))))
7000 PRINT
7100 PRINT "XTAL IS SERIES RESONANT AT "; FS; " HZ"
7200 PRINT " PARALLEL RESONANT AT "; FA; " HZ"
7300 PRINT
7400 PRINT "SELECT: 1. LIST PARAMETERS"
7500 PRINT " 2. CIRCUIT ANALYSIS"
7600 PRINT " 3. OSCILLATION FREQUENCY"
                                               4. START-UP TIME CONSTANT"
                                     5. STEADY-STATE ANALYSIS"
 7800 PRINT "
```

```
7900 PRINT
8000 INPUT N
8100 IF N=1 THEN PRINT ELSE 8600
8200 PEM. STREETHO-AS SCRATTERES ADARGES THAT TURNI ODEC TO THE PRINT ELSE 8600
8200 PEM. STREETHO-AS SCRATTERES TO THE PRINT ELSE 8600
8400 GDSUB 17100
8500 GOTO 6800
8600 IF N=2 THEN PRINT ELSE 9400
8700 REM
8800 REM ------ CIRCUIT ANALYSIS ------
8700 PRINT " FREQUENCY S+JF: TYPE (S), (F). "
9000 INPUT SQ.FQ
9200 GDSUB 26600
9300 GOTO 6800
9400 IF N=3 THEN 10300 ELSE 11000
9500 REM
9700 CL = CX*CY/(CX+CY) + CO

9800 FQ = FIX(1/(2*PI*SQR(L1*C1*CL/(C1+CL))))
9900 SQ = 0
10000 DF = FIX(10^INT(LOG(FA-FS)/LOG(10)-2)+.5)
10000 DF = FIX(10^INT(LUG(FATF)/LUG(107-27-3)
10100 DS = 0
10200 RETURN
10300 GDSUB 9700
10300 GDSUB 9700
10300 GDSUB 9700
10300 GDSUB 9700
10300 GDSUB 30300
10400 GDSUB 30300
10500 PRINT
10500 PRINT
10500 PRINT
10500 PRINT
10500 PRINT
10700 PRINT "FREQUENCY AT WHICH LOOP GAIN HAS ZERO PHASE ANGLE: " " 0.0 3997 3381493810" TWING CORE
10800 GDSUB 26600
10900 GDTO 6800
11000 IF N=4 THEN PRINT ELSE 12200
11300 PRINT "THIS WILL TAKE SOME TIME ......" $1-314X = G5 W2HT 4+XW 31 COIP
11400 GOSUB 9700 $1-314X = X3 W2HT 6+XW 31 COSP
11500 GOSUB 37700
11600 PRINT
11700 PRINT
11800 PRINT "FREQUENCY AT WHICH LOOP GAIN = 1 AT O DEGREES: "
11900 GOSUB 26600
12000 PRINT : PRINT "THIS YIELDS A START-UP TIME CONSTANT OF "; CSNG(1000000!/(2*PI*SQ)); " MICROSECS"
12100 GDTD 6800 H3M COPET 12200 IF N=5 THEN PRINT ELSE 7300
12300 REM * STEADY-STATE ANALYSIS ------
12500 PRINT
12600 PRINT
12700 PRINT "SELECT: 1. 8031/8051"
12800 PRINT " 2. 8751"
12900 PRINT " 3. 8035/8039/8040/8048/8049"
13000 PRINT " 4. 8748/8749"
13100 INPUT IC%
13200 IF IC%<1 OR IC%>4 THEN 12600
13300 GDSUB 46900
13400 GOTO 7300
13500 REM SUBROUTINE BELOW DEFINES INPUT-OUTPUT CURVE OF OSCILLATOR CKT
13600 IF ICX>2 AND VO=5 AND VI<2 THEN RETURN
13700 VO = -10*VI + 15
13800 IF VO>5 THEN VO = 5
13900 IF VO<. 2 THEN VO = .2
14000 IF IC%>2 AND VO>2 THEN VO = 5
14100 RETURN
15200 CO = X*1E-12
15300 INPUT " CXTAL1 (PF)"; X
15400 CX = X*1E-12
15600 CY = X*1E-12
```

```
15700 INPUT " GAIN FACTOR MAGNITUDE"; AV#
15800 INPUT " AMP FEEDBACK RESISTANCE (K-OHMS)"; X
15900 RX = X*1000#
16000 INPUT " AMP DUTPUT RESISTANCE (K-OHMS)"; X
16100 RO = X*1000#
16200 REM
16300 REM
              LIST CURRENT PARAMETER VALUES
16400 REM
16500 GOSUB 17100
16600 RETURN
16700 REM
16800 REM
LIST CURRENT PARAMETER VALUES
17000 REM
17100 REM
17200 REM
17300 PRINT
17400 PRINT
17400 PRINT
17500 PRINT
2. L1 = ";CSNG(L1);" HENRY"
17600 PRINT
3. C1 = ";CSNG(C1*1E+12);" PF"
17600 PRINT
4. C0 = ";CSNG(C1*1E+12);" PF"
17800 PRINT
5. CXTAL1 = ";CSNG(CX*1E+12);" PF"
17900 PRINT
17900 PRINT
18000 PRINT
7. AMPLIFIER GAIN MAGNITUDE = ";AV#
18100 PRINT
8. FEEDBACK RESISTANCE = ";CSNG(RX* 001);" K-OHMS"
18200 PRINT
9. OUTPUT RESISTANCE = ";CSNG(RO*.001);" K-OHMS"
18300 PRINT
17300 PRINT
18400 PRINT "TO CHANGE A PARAMETER VALUE, TYPE (PARAM NO. ), (NEW VALUE). "
18500 PRINT "OTHERWISE, TYPE 0.0." A BLOWN BEARS DIST BAR WIAD SOOD WOLLD THE TA VOKULESTS THISS DOTOL
18600 INPUT N%, X
18700 IF N%=0 THEN RETURN
18800 IF N%=1 THEN R1 = X
18900 IF N%=2 THEN L1 = X
18900 IF N%=2 THEN L1 = X
19000 IF N%=3 THEN C1 = X*1E-12
19100 IF N%=4 THEN CO = X*1E-12
19200 IF N%=5 THEN CX = X*1E-12
19300 IF N%=6 THEN CY = X*1E-12
19400 IF N%=7 THEN AV# = X
19500 IF N%=8 THEN RX = X*1000!
19600 IF N%=9 THEN RO = X*1000! F 5338830 O TA 1 F 5138 5001 HOLD HOLD TA V 2018 5078 F 19199 GORT
19700 GOTO 17400
19800 REM * (1000/945) 1000000170M2) - 30 TWATENDO BELT 90-TRATE A BOLISTY BIETT THERE I FULLED
19900 REM
2000 REM **********************************
20100 REM
                  CIRCUIT ANALYSIS
20200 RFM
20300 REM
20400 REM This routine calculates the loop gain at complex frequency SG+JFG.

20500 REM 20500 REM 1. Crystal impedance: RE + JXE

20700 REM 1. Crystal impedance: RE + JXE
20800 \text{ X1} = \text{FNXL}(\text{FQ}, \text{L1}) + \text{FNXC}(\text{SQ}, \text{FQ}, \text{C1})
20900 RE = FNRP((R1+FNRL(SQ,L1)+FNRC(SQ,FQ,C1)),X1,FNRC(SQ,FQ,C0),FNXC(SQ,FQ,C0))
21000 XE = FNXP((R1+FNRL(SQ,L1)+FNRC(SQ,FQ,C1)), X1, FNRC(SQ,FQ,C0), FNXC(SQ,FQ,C0))
21100 REM
21200 REM 2. RF + jXF = (RE+jXE); (amplifier feedback resistance)
21500 XF = FNXP(RX, O, RE, XE)
21600 REM
21900 RI = FNRC(SQ, FQ, CX)
22000 XI = FNXC(SQ, FQ, CX)
22200 REM 4. Load impedance: ZL = (impedance of CXTAL2);:[(RF+RI)+j(XF+XI)]
22300 REM
22400 RL = FNPP((RF+RI), (XF+XI), FNRC(SQ, FQ, CY), FNXC(SQ, FQ, CY))
22500 XL = FNXP((RF+RI), (XF+XI), FNRC(SG, FG, CY), FNXC(SG, FG, CY))
22600 RFM
22500 REM 5. Amplifier gain: A = -AV*ZL/(ZL+RO)
22800 REM = A(real) + jA(imaginary)
22900 REM
23000 AR# = -AV#*FNRR(RL, XL, (RO+RL), XL)
23100 AI# = -AV#*FNXR(RL, XL, (RO+RL), XL)
23200 REM
23400 REM
                                    = B(real) + jB(imaginary)
```

```
23500 REM
23600 BR# = FNRR(RI, XI, (RI+RF), (XI+XF))
23700 BI# = FNXR(RI, XI, (RI+RF), (XI+XF))
23800 REM
23900 REM 7. Amplifier gain in magnitude/phase form: AR+JAI = A at AP degrees
24000 REM
24100 A = FNZM(AR#, AI#)
24200 AP = FNZP(AR#, AI#)
24300 REM
24400 REM 8. (beta) in magnitude/phase form: BR+jBI = B at BP degrees
24500 REM
24600 B = FNZM(BR#, BI#)
24700 BP = FNZP(BR#, BI#)
24800 REM
24900 REM 9. Loop gain. G = (BR+JBI)*(AR+JAI)
25000 REM = G(real) + JG(imaginary)
25100 REM
25200 GR = FNRM(AR*, AI*, BR*, BI*)
25300 GI = FNXM(AR#, AI#, BR#, BI#)
25400 REM
25500 REM 10. Loop gain in magnitude/phase form: GR+jGI = AL at AQ degrees
25600 REM
25700 AL = FNZM(GR, GI)
25800 AQ = FNZP(GR, GI)
25900 RETURN
26000 REM
26100 REM
26300 REM
                PRINT CIRCUIT ANALYSIS RESULTS
26400 RFM
26500 REM
26600 PRINT
26800 PRINT "FREQUENCY = ";SQ;" + J";FQ;" HZ"
26800 PRINT " XTAL IMPEDANCE = ";FNZM(RE, XE);" DHMS AT ";FNZP(RE, XE);" DEGREES"
26900 PRINT " (RE = ";CSNG(RE);" DHMS)"
27000 PRINT " (XE = ";CSNG(XE);" DHMS)"
27000 PRINT " (XE = "; CSNG(XE); " OHMS)"
27100 PRINT " LOAD IMPEDANCE = "; FNZM(RL, XL); " OHMS AT "; FNZP(RL, XL); " DEGREES"
27200 PRINT " AMPLIFIER GAIN = "; A; " AT "; AP; " DEGREES"
27300 PRINT " FEEDBACK RATIO = "; B; " AT "; BP; " DEGREES"
27400 PRINT " LOOP GAIN = "; AL; " AT "; AQ; " DEGREES"
27500 RETURN
27600 REM
This routine searches for the frequency at which the imaginary part of the loop gain is zero. The algorithm is as follows:

1. Calculate the sign of the imaginary part of the loop gain (GI).

2. Increment the frequency.

3. Calculate the sign of GI at the incremented frequency.

4. If the sign of GI has not changed, go back to 2.
               This routine searches for the frequency at which the imaginary part 4001 and 183 cold of the loop gain is zero. The algorithm is as follows:
28300 REM
28400 REM
28500 REM
28600 REM
              2. Increment the request.

3. Calculate the sign of GI at the incremented frequency.

4. If the sign of GI has not changed, go back to 2.

5. If the sign of GI has changed, and this frequency is within 1Hz of the previous sign-change, exit the routine.

6. Otherwise, divide the frequency increment by -10.

7. Go back to 2.

The routine is entered with the starting frequency SG+jFQ and starting increment DS+jDF already defined by the calling program.

In actual use either DS or DF is zero, so the routine searches for
28700 REM
28800 REM
28900 RFM
29000 REM
29100 REM
29200 REM
29300 REM
29400 REM
                In actual use either DS or DF is zero, so the routine searches for do and once a GI=O point by incrementing either SG or FG while holding the other constant. It returns control to the calling program with the
29500 RFM
29600 REM
29700 REM
                incremented part of the frequency being within IHz of the actual QI=O point.
29800 REM
29900 REM GI=O point.
30000 REM
30000 REM 1. CALCULATE THE SIGN OF THE IMAGINARY PART OF THE LOOP GAIN (GI).
30300 GDSUB 20200
30400 GDSUB 26600
30500 IF GI=0 THEN RETURN
30600 SX% = INT(SGN(GI))
30700 IF SX%=+1 THEN DS = -DS
30800 REM (REVERSAL OF DS FOR GIDO IS FOR THE POLE-SEARCH ROUTINE.)
30900 REM
31000 REM 2. INCREMENT THE FREQUENCY.
31100 REM
31200 SP = SQ
```

```
31300 FP = FQ
 31400 SQ = SQ + DS
 31500 FQ = FQ + DF
31600 REM
31700 REM 3. CALCULATE THE SIGN OF GI AT THE INCREMENTED FREQUENCY.
31800 REM
 31900 GDSUB 20200
 32000 GOSUB 26600
 32100 IF INT(SGN(GI))=0 THEN RETURN
32300 REM 4. IF THE SIGN OF GI HAS NOT CHANGED, GO BACK TO 2.
 32200 REM
32400 RFM
 32500 IF SXX+INT(SGN(GI))=0 THEN PRINT ELSE 31400
 32600 SX% = -SX%
32700 REM
32800 REM 5. IF THE SIGN OF GI HAS CHANGED, AND IF THIS FREQUENCY IS WITHIN
32900 REM 1HZ OF THE PREVIOUS SIGN-CHANGE, AND IF GI IS NEGATIVE, THEN
33000 REM EXIT THE ROUTINE. (THE ADDITIONAL REQUIREMENT FOR NEGATIVE GI
                            IS FOR THE POLE-SEARCH ROUTINE. )
 33100 REM
 33200 REM
 33300 IF ABS(SP-SQ)(1 AND ABS(FP-FQ)(1 AND SX%=-1 THEN RETURN ABSTRACT ALL ALER ADDRESS OF
 33400 REM
 33500 REM 6. DIVIDE THE FREQUENCY INCREMENT BY -10.
 33600 REM
33700 DS = -DS/10#
33800 DF = -DF/10#
 33900 REM
 34000 REM 7. GO BACK TO 2.
34100 REM
34200 GOTO 31200
34300 REM
 34400 REM
 22700 PRINT - PEGGLERS - PRINTER XE) DAN 22600 PRINT - XIAL IMPEDANCE - PRINTER XE) DANS)
34600 REM
34700 REM
                                                          SEARCH FOR POLE FREQUENCY
34800 REM
34900 REM This routine searches for the frequency at which the loop gain = 1
35000 REM at 0 degrees. That frequency is the pole frequency of the closed—
35100 REM loop gain function. The pole frequency is a complex number. SQ+JFQ
35200 REM (Hz). Oscillator start-up ensues if $000. The algorithm is based on
35300 REM the calculated behavior of the phase angle of the loop gain in the
                         region of interest on the complex plane. The locus of points of zero phase angle crosses the y-axis at the oscillation frequency and at some higher frequency. In hetween these times are the complex planes.
35400 REM
 35500 REM
                            some higher frequency. In between these two crossings of the j-axis,
 35600 REM
                        some higher frequency. In between these two crossings of the J-axis, the locus lies in Quadrant I of the complex plane, forming an approximate parabola which opens to the left. The basic plan is to follow the locus from where it crosses the J-axis at the oscillation frequency, into Quadrant I, and find the point on that locus where the loop gain has a magnitude of 1. The algorithm is as follows:

1. Find the oscillation frequency, O+JFQ.

2. At this frequency calculate the sign of (AL-1). (AL = magnitude of loop gain.)

3. Increment FQ.
35700 REM
35800 REM
35900 REM
 36000 REM
36100 REM
36200 REM
36300 REM
 36400 REM

    Increment FQ.
    For this value of FQ, find the value of SQ for which the loop gain has zero phase.
    For this value of SQ+yFQ, calculate the sign of (AL-1).
    If the sign of (AL-1) has not changed, go back to 3.
    If the sign of (AL-1) has changed, and this value of FQ is within 1Hz of the previous sign-change, exit the routine.
    Otherwise, divide the FQ-increment by -10.

 36500 REM
36600 REM
36700 REM
36800 REM
36900 REM
37000 REM
37100 REM
                             8. Otherwise, divide the FQ-increment by -10.

9. Go back to 3.
37200 REM
37300 REM 9. Go back to 3.
37400 REM 1. FIND THE OSCILLATION FREQUENCY, 0+jFQ.
37500 REM 1. STAND THE OSCILLATION FREQUENCY, 0+jFQ.
37600 REM 37700 GOSUB 9700
37300 REM
37700 GOSUB 9700
37800 GOSUB 30300
38000 REM 2. AT THIS FREQUENCY, CALCULATE THE SIGN OF (AL-1).
38100 REM
38200 \text{ SY%} = INT(SGN(AL-1!))
                                                                  L INCREMENTATION VALUE FOR FQ:

(110) MARIES MARIE - 20 97 00000

(110) MARIES MARIE - 20 97 00000

(110) MARIES MARIE - 20 97 00000

(110) MARIES MA
38300 IF SY%=-1 THEN STOP
38300 IF SYX=-1 THEN STOP
38400 REM ESTABLISH INITIAL INCREMENTATION VALUE FOR FQ:
38500 F1 = FQ
38600 DF = (FA-F1)/10#
38700 GDSUB 30300
38800 DE = (FQ-F1)/10#
38900 DF = 0
39000 FQ = F1
```

```
39100 RFM
39200 REM 3. INCREMENT FQ.
 39300 REM
 39400 FQ = FQ + DE
39500 REM
39600 REM
4. FOR THIS VALUE OF FQ, FIND THE VALUE OF SQ FOR WHICH THE LOOP
39700 REM
GAIN HAS ZERO PHASE. (THE ROUTINE WHICH DOES THAT NEEDS DF = 0,
39800 REM
SO THAT IT CAN HOLD FQ CONSTANT, AND NEEDS AN INITIAL VALUE FOR
 39500 REM
                                                SO THAT IT CAN HULD FU CUNSIMITY OF THE TOURS OF T
 39900 REM
40000 REM
40100 DS = 1000#
40200 SQ = 0
40300 GOSUB 30300

404020 A TOTAL SALE AND S
  40400 IF AL=1! THEN RETURN
 40500 RFM
  40600 REM 5. FOR THIS VALUE OF SQ+JFQ, CALCULATE THE SIGN OF (AL-1).
  40700 REM 6. IF THE SIGN OF (AL-1) HAS NOT CHANGED, GO BACK TO 3.
  40900 IF SY%+INT(SGN(AL-1!))=0 THEN PRINT ELSE 39400 DOCES TO THE PRINT ELSE 39400
 41000 RFM
 41000 REM
41100 REM 7. IF THE SIGN OF (AL-1) HAS CHANGED, AND THIS VALUE OF FG IS WITHIN THE POLITICE OF THE PROPERTY OF THE P
                                                1HZ OF THE PREVIOUS SIGN-CHANGE, EXIT THE ROUTINE.
 41200 REM
  41300 REM
  41400 IF ABS(F1-FQ)<1 THEN RETURN
  41500 REM
  41600 REM 8. DIVIDE THE FQ-INCREMENT BY -10. BUT SO A SOUTLINE HE SPUESS A
  41800 DE = -DE/10#
  41900 F1 = FQ
  42000 SYX = -SYX

VRABBBOOM RI - STORMEN OUT TOBARDO & HER CORRELATION REM
42100 REM 9. GD BACK TO 3. ( FIRE NOW OF TO BE TO STORMEN OUT TO BACK TO 3. ( FIRE NOW OF TO BE TO STORMEN OUT TO STORMEN OUT TO BE TO STORMEN OUT TO STORME
  42300 REM
  42400 GOTO 39400
                                                                                      90000 IF ICE OR ICK THEN IF EIC(VE+ S) THEN EO = VB ELBE EO = EI - . 3
80400 IF ICK ICK ICK THEN IF EIC(VB+ B) THEN EO = VB ELBE EO = KB-EI-KKZ
50800 NRX = NRX * I
  42500 REM
  42600 REM
  42700 REM *******************
  42800 REM
  42900 REM
                                                                                           STEADY-STATE ANALYSIS
  43000 REM
  43100 REM
                                    The circuit model used in this analysis is similar to the one used
                                    in the small-signal analysis, but differs from it in two respects.
First, it includes clamping and clipping effects described in the text. Second, the voltage source in the Thevenin equivalent of the
  43200 REM
  43300 REM
  43400 REM
                                      text. Second, the voltage source in the Thevenin equivalent of the amplifier is controlled by the input voltage in accordance with an input-output curve defined elsewhere in the program.

The analysis applies a sinusoidal input signal of arbitrary amplified at the occiliation.
  43500 REM
  43600 REM
                                      The analysis applies a sinusoidal input signal of arbitrary amplitude, at the oscillation frequency, to the XTAL1 pin, then calculates the resulting waveform from the voltage source. Using standard Fourier techniques, the fundamental frequency component of this waveform is extracted. This frequency component is then multiplied by the factor |ZL/Z(ZL+RO)|, and the result is taken to be the signal appearing at the XTAL2 pin. This signal is then multiplied by the feedback ratio (beta), and the result is taken to be the signal appearing at the XTAL1 pin. The algorithm is now repeated using this computed XTAL1 signal as the assumed input sinusoid. Every time the algorithm is repeated, new values appear at
  43700 REM
  43800 REM
  43900 REM
  44000 REM
  44100 REM
  44200 REM
  44300 REM
  44400 REM
  44500 REM
  44600 REM
                                         repeated using this computed XTAL1 signal as the assumed input sinusoid. Every time the algorithm is repeated, new values appear at
  44700 REM
                                        XTAL1 and XTAL2, but the values change less and less with each repetition. Eventually they stop changing. This is the steady-state.

The algorithm is as follows:
  44800 REM
  44900 REM
                                                petition. Eventually they stop changing. This is the steady-state.

The algorithm is as follows:

Compute approximate oscillation frequency.

Early # 12 00000
  45000 REM
  45100 REM
  45200 REM
                                               Call a circuit analysis at this frequency.
  45300 REM
                                                  Find the quiescent levels at XTAL1 and XTAL2 (to establish the
  45400 REM
                                               beginning DC level at XTAL1).
Assume an initial amplitude for the XTAL1 signal
  45500 REM
                                                 Correct the DC level at XTAL1 for clamping effects, if necessary. Using the appropriate input-output curve, extract a DC level and
  45600 REM
  45700 REM
  45800 RFM
                                                   the fundamental frequency component (multiplying the latter by
  45900 REM
                                                    : ZL/(ZL+RD) !).
                                                  Clip off the negative portion of this output signal, if the
  46000 REM
  46100 REM
                                                   negative peak falls below zero.
  46200 REM
                                                   If this signal, multiplied by (beta), differs from the input
  46300 REM
                                                   amplitude by less than 1mV, or if the algorithm has been repeated
                                                 10 times, exit the routine.
Otherwise, multiply the XTAL2 amplitude by (beta) and feed it
  46400 REM
  46500 REM
  46600 REM
                                                 back to XTAL1, and go back to 5
  46700 REM
```

1. COMPUTE APPROXIMATE OSCILLATION FREQUENCY.

46800 REM

```
46900 GOSUB 9700
47000 REM
                                2. CALL A CIRCUIT ANALYSIS AT THIS FREQUENCY.
 47100 REM
47200 GDSUB 20800
47200 GOSUB 20800
47300 PRINT : PRINT "ASSUMED OSCILLATION FREQUENCY:"
47800 REM (At quiescence the voltages at XTAL1 and XTAL2 are equal. This
47800 REM (At quiescence the voltages at XTAL1 and XTAL2 are equal. This
47800 REM voltage level is found by trial-and-error, based on the input-
48000 REM output curve, so that a person can change the input-output curve
48100 REM as desired without having to re-calculate the quiescent point.)
 48200 VI = 0
 48300 VB = 1
 48400 K1 = 1
48400 KI = 1

48500 VI = VI + VB

48500 VI = VI + VB
 48600 GDSUB 13600
 48700 IF ABS(VO-VI)<. 001 THEN 49200
 48800 IF K1+SGN(VD-VI)=0 THEN 48900 ELSE 48500
48900 F THE SIGN OF (AL-1) HAS CHANGED, AND THIS VALUE OF FO IS MITHER (IV-DV)/NSV = 8V 0000P4 = 8V 00
 49200 VB = VI
 49300 PRINT "GUIESCENT POINT = "; VB
                                4. ASSUME AN INITIAL AMPLITUDE FOR THE XTALI SIGNAL. 38311-01 387 30110 8 H38 00318
 49500 REM
 49600 FI = .01
 49700 NR% = 0
 49800 REM
                               5. CORRECT FOR CLAMPING EFFECTS, IF NECESSARY.
 49900 REM
 50000 REM (K1 and K2 are curve-fitting parameters for the RDM parts.)
 50100 \text{ K1} = (2.5-VB)/(3-VB)
 50300 IF ICX=2 OR ICX=4 THEN IF EI<(VB+. 5) THEN EO = VB ELSE EO = EI - . 5
 50400 IF ICX=2 OR ICX=4 THEN IF EI<(VB+.5) THEN E0 = VB ELSE E0 = E1 - .5

50400 IF ICX=1 OR ICX=3 THEN IF EI<(VB+.5) THEN E0 = VB ELSE E0 = K1*EI+K2
 50500 NR% = NR% + 1
 50700 REM 6. DERIVE XTAL2 AMPLITUDE.
 50600 REM
50900 VC = 0

51000 VS = 0

51100 FOR NX = -25 TO +24

51200 VI = EO - EI*COS(PI*NX/25)
 50900 VC = 0
51200 VI = E0 - EI*COS(PI*NX/25)
51300 GDSUB 13600
51400 V0 = V0 + V0
51500 VC = VC + V0*COS(PI*NX/25)
51600 VS = VS + V0*SIN(PI*NX/25)
51700 NEXT NX
51800 V0 = V0/50
51700 NEXT N%
51800 V0 = V0/50
51900 V1 = SGR(VC^2+VS^2)/25*FNZM(RL, XL)/FNZM((RL+RD), XL)
52000 REM
52100 REM
7. CLIP XTAL2 SIGNAL.
52200 IF VO-V1<0 THEN VL = 0 ELSE VL = V0-V1
52300 PRINT: PRINT "XTAL1 SWING = ";EO-EI:" TO ";EO+EI
52400 PRINT "XTAL2 SWING = ";VL;" TO ",VO+V1
52500 REM
52600 REM
8. TEST FOR TERMINATION.
52700 IF, ABSIEL-V1*B)<, 001 OR NR%=10 THEN RETURN
52800 REM
52900 REM
9. FEED BACK TO XTAL1 AND REPEAT.
53000 EI = V1*B
53100 GOTO 50300
                                                           $6000 REM 7. Clip off the negative portion of this output signal: if the health peak fulls below zero.
$6000 REM negative peak fulls below zero.
$6200 REM B If this signal moltiplied by theral differs from the input
```